Effect of Fin Angle on Electrical Characteristics of Nanoscale Round-Top-Gate Bulk FinFETs

In this brief, electrical characteristics of 25-nm round-top-gate fin-typed field-effect transistors (FinFETs) on silicon wafers are numerically explored. With an ideal fin angle (i.e., thetas = 90deg), the FinFETs with doped and undoped (for this case, the device has a metal gate) channels that was fabricated on silicon and silicon-on-insulator wafers are simulated and compared. With a 3-D quantum-correction-transport simulation, characteristic comparison shows that bulk FinFETs with the undoped channel possess promising electrical characteristics. By considering different short-channel effects, dependence of the device performance on the nonideal fin angle and fin height is further investigated. Optimal structure configuration for the round-top-gate bulk FinFETs is thus drawn to show the strategy of fabrication in sub-25-nm MOSFET devices.

[1]  U. Chung,et al.  Fabrication of body-tied FinFETs (Omega MOSFETs) using bulk Si wafers , 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407).

[2]  G. Dewey,et al.  Tri-Gate Transistor Architecture with High-k Gate Dielectrics, Metal Gates and Strain Engineering , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..

[3]  T. Parrill,et al.  On the FinFET extension implant energy , 2003 .

[4]  P.C.H. Chan,et al.  Impacts of nonrectangular fin cross section on the electrical characteristics of FinFET , 2005, IEEE Transactions on Electron Devices.

[5]  A Quantum-Mechanical Analysis of the Electrostatics in Multiple-Gate FETs , 2005, 2005 International Conference On Simulation of Semiconductor Processes and Devices.

[6]  Chenming Hu,et al.  5nm-gate nanowire FinFET , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[7]  Jin-Woo Han,et al.  Sub-5nm All-Around Gate FinFET for Ultimate Scaling , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..

[8]  Rich Liu,et al.  A High-Performance Body-Tied FinFET Bandgap Engineered SONOS (BE-SONOS) for nand-Type Flash Memory , 2007, IEEE Electron Device Letters.

[9]  Seung Hwan Lee,et al.  Large scale integration and reliability consideration of triple gate transistors , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[10]  G. A. Armstrong,et al.  Device design considerations for nanoscale double and triple gate FinFETs , 2005, 2005 IEEE International SOI Conference Proceedings.

[11]  Yiming Li,et al.  Investigation of electrical characteristics on surrounding-gate and omega-shaped-gate nanowire FinFETs , 2005 .

[12]  Jin Young Kim,et al.  Fin width scaling criteria of body-tied FinFET in sub-50 nm regime , 2004, Conference Digest [Includes 'Late News Papers' volume] Device Research Conference, 2004. 62nd DRC..

[13]  H.-S.P. Wong,et al.  Fabrication of metal gated FinFETs through complete gate silicidation with Ni , 2004, IEEE Transactions on Electron Devices.