SOC Test Architecture Optimization for Signal Integrity Faults on Core-External Interconnects

The test time for core-external interconnect shorts/opens is typically much less than that for core-internal logic. Therefore, prior work on test infrastructure design for core-based system-on-a-chip (SOC) has mainly focused on minimizing the test time for core-internal logic. However, as feature sizes shrink for newer process technologies, the test time for interconnect signal integrity (SI) faults cannot be neglected. We investigate the impact of interconnect SI tests on SOC test architecture design and optimization. We present a compaction method for SI faults and algorithms for test architecture optimization. Experimental results for the ITC'02 benchmarks show that the proposed approach can significantly reduce the overall testing time for core-internal logic and core-external interconnects.

[1]  Prab Varma,et al.  A structured test re-use methodology for core-based system chips , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[2]  Sujit Dey,et al.  LI-BIST: A Low-Cost Self-Test Scheme for SoC Logic Cores and Interconnects , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[3]  Melvin A. Breuer,et al.  Process variations and their impact on circuit operation , 1998, Proceedings 1998 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (Cat. No.98EX223).

[4]  D.P. Siewiorek,et al.  Testing of digital systems , 1981, Proceedings of the IEEE.

[5]  Sujit Dey,et al.  Self-test methodology for at-speed test of crosstalk in chip interconnects , 2000, DAC.

[6]  George Karypis,et al.  Multi.Objective Hypergraph Partitioning Algorithms for Cut and Maximum Subdomain Degree Minimization , 2003, ICCAD.

[7]  Mehrdad Nourani,et al.  Testing SoC interconnects for signal integrity using extended JTAG architecture , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  David S. Johnson,et al.  Computers and Intractability: A Guide to the Theory of NP-Completeness , 1978 .

[9]  Kuoshu Chiu,et al.  Test infrastructure design for the Nexperia/spl trade/ home platform PNX8550 system chip , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[10]  Mehrdad Nourani,et al.  Test pattern generation for signal integrity faults on long interconnects , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[11]  Erik Jan Marinissen,et al.  Effective and efficient test architecture design for SOCs , 2002, Proceedings. International Test Conference.

[12]  Erik Jan Marinissen,et al.  Test Infrastructure Design for the Nexperia? Home Platform PNX8550 System Chip , 2004, DATE.

[13]  Melvin A. Breuer,et al.  Test generation for crosstalk-induced delay in integrated circuits , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[14]  Mehrdad Nourani,et al.  Testing SoC interconnects for signal integrity using boundary scan , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[15]  Sandeep K. Gupta,et al.  Enhanced crosstalk fault model and methodology to generate tests for arbitrary inter-core interconnect topology , 2002, Proceedings of the 11th Asian Test Symposium, 2002. (ATS '02)..

[16]  T. W. Williams,et al.  Signal integrity problems in deep submicron arising from interconnects between cores , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[17]  Sujit Dey,et al.  Fault modeling and simulation for crosstalk in system-on-chip interconnects , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[18]  Yervant Zorian,et al.  Wrapper design for embedded core test , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[19]  Erik Jan Marinissen,et al.  A set of benchmarks for modular testing of SOCs , 2002, Proceedings. International Test Conference.

[20]  Chandra Tirumurti,et al.  On modeling crosstalk faults , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[21]  Rajendran Panda,et al.  Crosstalk noise control in an SoC physical design flow , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[22]  L. Green.  Understanding the importance of signal integrity , 1999 .

[23]  Q. Xu,et al.  Resource-constrained system-on-a-chip test: a survey , 2005 .

[24]  Erik Jan Marinissen,et al.  Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip , 2002, J. Electron. Test..

[25]  Erik Jan Marinissen,et al.  A structured and scalable mechanism for test access to embedded reusable cores , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).