Traffic-Aware Application Mapping for Network-on-Chip Based Multiprocessor System-on-Chip
暂无分享,去创建一个
Wei Zhang | Edwin Hsing-Mean Sha | Juan Yi | Weichen Liu | Mengquan Li | Lei Yang | Duo Liu | Weiwen Jiang
[1] Shashi Kumar,et al. A two-step genetic algorithm for mapping task graphs to a network on chip architecture , 2003, Euromicro Symposium on Digital System Design, 2003. Proceedings..
[2] Amit Kumar Singh,et al. Mapping on multi/many-core systems: Survey of current and emerging trends , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).
[3] Radu Marculescu,et al. Target NoC Platform , 2013 .
[4] Kiyoung Choi,et al. Mapping and Scheduling of Tasks and Communications on Many-Core SoC Under Local Memory Constraint , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[5] Radu Marculescu,et al. Contention-aware application mapping for Network-on-Chip communication architectures , 2008, 2008 IEEE International Conference on Computer Design.
[6] Santanu Chattopadhyay,et al. A survey on application mapping strategies for Network-on-Chip design , 2013, J. Syst. Archit..
[7] Wayne H. Wolf,et al. TGFF: task graphs for free , 1998, Proceedings of the Sixth International Workshop on Hardware/Software Codesign. (CODES/CASHE'98).
[8] Leonel Sousa,et al. Experimental Evaluation of Task Scheduling Accuracy: Implications for the Scheduling Model , 2003 .
[9] Alberto Sangiovanni-Vincentelli,et al. Classification, Customization, and Characterization: Using MILP for Task Allocation and Scheduling , 2006 .
[10] Leonel Sousa,et al. Communication contention in task scheduling , 2005, IEEE Transactions on Parallel and Distributed Systems.
[11] Kurt Keutzer,et al. Efficient Parallelization of H.264 Decoding with Macro Block Level Scheduling , 2007, 2007 IEEE International Conference on Multimedia and Expo.
[12] Albert Y. Zomaya,et al. A performance evaluation of CP list scheduling heuristics for communication intensive task graphs , 1998, Proceedings of the First Merged International Parallel Processing Symposium and Symposium on Parallel and Distributed Processing.
[13] Kees G. W. Goossens,et al. Congestion-Controlled Best-Effort Communication for Networks-on-Chip , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.
[14] Manpreet Kaur,et al. Contention-Aware Scheduling with Task Duplication , 2009, JSSPP.
[15] Radu Marculescu,et al. Modeling, Analysis and Optimization of Network-on-Chip Communication Architectures , 2013, Lecture Notes in Electrical Engineering.
[16] Leonel Sousa,et al. Comparison of contention aware list scheduling heuristics for cluster computing , 2001, Proceedings International Conference on Parallel Processing Workshops.
[17] Massoud Pedram,et al. Application mapping for express channel-based networks-on-chip , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[18] Zili Shao,et al. Memory-Aware Task Scheduling with Communication Overhead Minimization for Streaming Applications on Bus-Based Multiprocessor System-on-Chips , 2014, IEEE Transactions on Parallel and Distributed Systems.