Simplified 20‐µm pitch vertical interconnection process for 3D chip stacking
暂无分享,去创建一个
Katsuyuki Sakuma | Shuichi Shoji | Noriyasu Nagai | Mikiko Saito | Jun Mizuno | S. Shoji | J. Mizuno | M. Saito | K. Sakuma | N. Nagai
[1] B. Dang,et al. 3D silicon integration , 2008, 2008 58th Electronic Components and Technology Conference.
[2] Mitsumasa Koyanagi,et al. Future system-on-silicon LSI chips , 1998, IEEE Micro.
[3] Peter Ramm,et al. 3D Integration of CMOS transistors with ICV-SLID technology , 2005 .
[4] Katsuyuki Sakuma,et al. 3D chip-stacking technology with through-silicon vias and low-volume lead-free interconnections , 2008, IBM J. Res. Dev..
[5] Arvind Kumar,et al. Three-dimensional integrated circuits , 2006, IBM J. Res. Dev..