Re-Optimization Algorithm for SoC Wrapper-Chain Balance Using Mean-Value Approximation

Abstract Balanced wrapper scan chains are desirable for system-on-chip (SoC) testing because they minimize the time required to transport the test data. A new heuristic algorithm is proposed based on mean-value approximation and implement fast re-optimization as a subsequence of an earlier best-fit-decrease (BFD) method. The mean length of each scan chain was introduced as an approximation target to balance different scan chains and hence saved testing time. Experimental results present both for assumed arbitrary cores and cores from ITC'02 benchmark and show the effectiveness of the algorithm. The proposed algorithm can provide more balanced wrapper design efficiently for the test scheduling stage.

[1]  Irith Pomeranz,et al.  SOC test scheduling using simulated annealing , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[2]  Erik Jan Marinissen,et al.  Efficient Wrapper/TAM co-optimization for large SOCs , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[3]  Erik Jan Marinissen,et al.  Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip , 2002, J. Electron. Test..

[4]  Yervant Zorian,et al.  Wrapper design for embedded core test , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[5]  Tom Waayers,et al.  Definition of a robust modular SOC test architecture; resurrection of the single TAM daisy-chain , 2005, IEEE International Conference on Test, 2005..

[6]  Yao-Wen Chang,et al.  SoC test scheduling using the B*-tree based floorplanning technique , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[7]  Kuen-Jong Lee,et al.  An embedded processor based SOC test platform , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[8]  Erik Jan Marinissen,et al.  IEEE Std 1500 Compliant Infrastructure forModular SOC Testing , 2005, 14th Asian Test Symposium (ATS'05).

[9]  Sandeep Koranne,et al.  Solving the SoC test scheduling problem using network flow and reconfigurable wrappers , 2003, Fourth International Symposium on Quality Electronic Design, 2003. Proceedings..

[10]  M. Chrzanowska-Jeske,et al.  Core-based SoC test scheduling using evolutionary algorithm , 2003, The 2003 Congress on Evolutionary Computation, 2003. CEC '03..

[11]  Erik Jan Marinissen,et al.  On using rectangle packing for SOC wrapper/TAM co-optimization , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).