Memory access decoupling in a multithreaded architecture