Improving memory support in the VTR flow

VTR is an open source academic FPGA CAD flow designed for exploration of hypothetical FPGA architectures. High level language and architectural feature support are of continuing importance to researchers using the VTR flow to explore these architectures. In this paper we will discuss the extension of VTR to support implicit memories and the elaboration of explicit and implicit memories into soft logic, contributing to improved language support as well as available elaboration options for memories. The addition of full support for architecture-aware memory splitting and padding during elaboration is also detailed and validated which introduces a range of memory elaboration options which were previously not possible. This paper will also detail two experiments designed to validate and explore these new capabilities using the VTR flow. These experiments pave the way for further explorations using these new capabilities. Application of these new features to future architectural explorations will also be discussed.

[1]  Jonathan Rose,et al.  Enhancing the area-efficiency of FPGAs with hard circuits using shadow clusters , 2006, 2006 IEEE International Conference on Field Programmable Technology.

[2]  Jonathan Rose,et al.  Hard vs. soft: the central question of pre-fabricated silicon , 2004, Proceedings. 34th International Symposium on Multiple-Valued Logic.

[3]  Vaughn Betz,et al.  Comparing FPGA vs. custom cmos and the impact on processor microarchitecture , 2011, FPGA '11.

[4]  Steven J. E. Wilton,et al.  An SRAM-programmable field-configurable memory , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[5]  Steven J. E. Wilton,et al.  Implementing logic in FPGA memory arrays: heterogeneous memory architectures , 2002, 2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings..

[6]  Kenneth B. Kent,et al.  The VTR project: architecture and CAD for FPGAs from verilog to routing , 2012, FPGA '12.

[7]  Steven J. E. Wilton,et al.  Architecture of Centralized Field-Configurable Memory , 1995, Third International ACM Symposium on Field-Programmable Gate Arrays.

[8]  Kenneth B. Kent,et al.  Odin II - An Open-Source Verilog HDL Synthesis Tool for CAD Research , 2010, 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines.

[9]  Jonathan Rose,et al.  Measuring the Gap Between FPGAs and ASICs , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.