A 10-Gb/s 0.71-pJ/bit Forwarded-Clock Receiver Tolerant to High-Frequency Jitter in 65-nm CMOS

This brief presents a power-efficient forwarded-clock receiver that is tolerant to high-frequency jitter by mixing filtered clock jitter to data. Due to mixing the filtered clock jitter, the proposed receiver does not include power-hungry delay lines but a phase interpolator, which enables saving significant power consumption. In a prototype receiver implemented in a 1-V 65-nm complementary metal-oxide-semiconductor process, it removes 2-GHz 0.7UI jitter modulated in data by an amount of 22%. It achieves 10 Gb/s with 0.71 pJ/bit in 10-cm FR4 channels and occupies 0.012 mm2.

[1]  Masum Hossain,et al.  7.4 Gb/s 6.8 mW Source Synchronous Receiver in 65 nm CMOS , 2011, IEEE Journal of Solid-State Circuits.

[2]  Yang Liu,et al.  Receiver Jitter Tracking Characteristics in High-Speed Source Synchronous Links , 2011, J. Electr. Comput. Eng..

[3]  Lee-Sup Kim,et al.  A 9.6-Gb/s 1.22-mW/Gb/s Data-Jitter Mixing Forwarded-Clock Receiver in 65-nm CMOS , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Lee-Sup Kim,et al.  A Quarter-Rate Forwarded Clock Receiver Based on ILO With Low Jitter Tracking Bandwidth Variation Using Phase Shifting Phenomenon in 65 nm CMOS , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Lee-Sup Kim,et al.  An 8Gb/s 0.65mW/Gb/s forwarded-clock receiver using an ILO with dual feedback loop and quadrature injection scheme , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.