An architecture of high-performance frequency and phase synthesis

Frequency synthesis has many applications in today's commercial electronic and telecommunication system design. Some techniques exist which can be used to generate a frequency that is an integer or fractional multiple of a reference frequency. This architecture is used to generate a signal of any desired frequency in a certain range from multiple reference signals with same frequency but different phases. These reference signals may come from a voltage-controlled oscillator (VCO) which is close looped with a reference clock by a phase-lock loop (PLL). This architecture provides some unique features, superior quality, and ease of implementation. In some cases, the synthesized frequency is time-average frequency. The signal can be treated as a carrier signal frequency modulated by another signal. Various phase-shifted versions and duty cycle versions of this signal can also be generated from this architecture. This architecture also has direct application to spread spectrum clock generation.

[1]  H. Eisenson.  Frequency Synthesis Using DDS/NCO Technology , 1991, Electro International, 1991.

[2]  F. Gardner,et al.  Charge-Pump Phase-Lock Loops , 1980, IEEE Trans. Commun..

[3]  P. Larsson.  A 2-1600 MHz 1.2-2.5 V CMOS clock-recovery PLL with feedback phase-selection and averaging phase-interpolation for jitter reduction , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[4]  Roland E. Best.  Phase-Locked Loops , 1984 .

[5]  M. Perez,et al.  A contribution to DECT in frequency synthesis and modulation using DDS , 1993, IEEE 43rd Vehicular Technology Conference.

[6]  M. Horowitz,et al.  Precise delay generation using coupled oscillators , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[7]  T. Riley,et al.  Delta-sigma modulation in fractional-N frequency synthesis , 1993 .

[8]  Paul R. Gray,et al.  A 30-MHz hybrid analog/digital clock recovery circuit in 2- mu m CMOS , 1990 .

[9]  D. P. Noel,et al.  Frequency synthesis: a comparison of techniques , 1994, 1994 Proceedings of Canadian Conference on Electrical and Computer Engineering.

[10]  Maher Rizkalla,et al.  Maximizing the stability region for a second order PLL system , 1994, Proceedings of 1994 37th Midwest Symposium on Circuits and Systems.