A 10-bit 120-MS/s pipelined ADC with improved switch and layout scaling strategy

A 10 bit, 120 MS/s two-channel pipelined analog-to digital converter (ADC) is presented. The ADC is featured with improved switch by using the body effect to improve its conduction performance. A scaling down strategy is proposed to get more efficiency in the OTAs layout design. Implemented in a 0.18-μm CMOS technology, the ADC's prototype occupied an area of 2.05 × 1.83 mm2. With a sampling rate of 120-MS/s and an input of 4.9 MHz, the ADC achieves a spurious-free-dynamic range of 74.32 dB and signal-to-noise-and-distortion ratio of 55.34 dB, while consuming 220-mW/channel at 3-V supply.

[1]  Byung-Moo Min,et al.  A 69-mW 10-bit 80-MSample/s Pipelined CMOS ADC , 2003, IEEE J. Solid State Circuits.

[2]  Yusuf Leblebici,et al.  A 1.8V 12-bit 230-MS/s pipeline ADC in 0.18μm CMOS technology , 2008, APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems.

[3]  Ginés Doménech-Asensi,et al.  Power reduction of a 12-bit 40-MS/s pipeline ADC exploiting partial amplifier sharing , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[4]  Imran Ahmed.  Pipelined ADC Design and Enhancement Techniques , 2010 .

[5]  Howard C. Luong,et al.  Power optimization for pipeline analog-to-digital converters , 1999 .

[6]  O. Shoaei,et al.  A 10 b, 40 Msample/s, 25 mW pipeline analog to digital converter , 2004, Canadian Conference on Electrical and Computer Engineering 2004 (IEEE Cat. No.04CH37513).