An optimal ILP model for delay time to minimize peak power and area
暂无分享,去创建一个
[1] Hiroaki Kunieda,et al. An optimal scheduling method for parallel processing system of array architecture , 1997, Proceedings of ASP-DAC '97: Asia and South Pacific Design Automation Conference.
[2] E.A. Lee,et al. Synchronous data flow , 1987, Proceedings of the IEEE.
[3] David S. Johnson,et al. Computers and Intractability: A Guide to the Theory of NP-Completeness , 1978 .
[4] William Pugh,et al. A practical algorithm for exact array dependence analysis , 1992, CACM.
[5] John P. Knight,et al. Optimizing Power in ASIC Behavioral Synthesis , 1996, IEEE Des. Test Comput..
[6] Daniel D. Gajski,et al. High ― Level Synthesis: Introduction to Chip and System Design , 1992 .
[7] Minh N. Do,et al. Youn-Long Steve Lin , 1992 .
[8] William Pugh,et al. The Omega test: A fast and practical integer programming algorithm for dependence analysis , 1991, Proceedings of the 1991 ACM/IEEE Conference on Supercomputing (Supercomputing '91).
[9] Alexander Schrijver,et al. Theory of linear and integer programming , 1986, Wiley-Interscience series in discrete mathematics and optimization.
[10] Pascal Van Hentenryck,et al. Solving a Cutting-Stock Problem in Constraint Logic Programming , 1988, ICLP/SLP.
[11] Anantha P. Chandrakasan,et al. Low Power Digital CMOS Design , 1995 .
[12] Jordi Cortadella,et al. High-level synthesis techniques for reducing the activity of functional units , 1995, ISLPED '95.
[13] Laurence A. Wolsey,et al. Integer and Combinatorial Optimization , 1988, Wiley interscience series in discrete mathematics and optimization.