Acceleration of HEVC transform and inverse transform on ARM NEON platform

HEVC (High Efficiency Video Coding) has recently been published as the next generation video coding standard. Compared with previous standards, the coding efficiency is greatly improved at the cost of much higher codec complexity. On the other hand, ARM with SIMD (Single Instruction Multiple Data) instructions is widely deployed on mobile platform, which makes it feasible to accelerate multimedia applications by software. However, the accelerations are not straight forward, and the modules have to be carefully redesigned to utilize SIMD instructions efficiently. Transform and inverse transform modules are frequently called in HEVC codec. In this paper, we propose an acceleration method of the transform and inverse transform by utilizing the data level parallelism on NEON platform. Experiment results show that the speed of these modules has been increased considerably.

[1]  Chirag Pujara,et al.  VC-1 video decoder optimization on ARM Cortex-A8 with NEON , 2010, 2010 National Conference On Communications (NCC).

[2]  Heiko Schwarz,et al.  Transform codinginthe HEVC Test Model , 2011, 2011 18th IEEE International Conference on Image Processing.

[3]  Gary J. Sullivan,et al.  Overview of the High Efficiency Video Coding (HEVC) Standard , 2012, IEEE Transactions on Circuits and Systems for Video Technology.

[4]  F. Bossen,et al.  Common test conditions and software reference configurations , 2010 .

[5]  Wen Gao,et al.  AVS video decoding acceleration on ARM Cortex-A with NEON , 2012, 2012 IEEE International Conference on Signal Processing, Communication and Computing (ICSPCC 2012).

[6]  Chirag Pujara,et al.  H.264 Video Decoder Optimization on ARM Cortex-A8 with NEON , 2009, 2009 Annual IEEE India Conference.

[7]  Yongdong Zhang,et al.  High Efficiency Video Coding: High Efficiency Video Coding , 2014 .