Memory write speed up via multi voltage driver on CeidMem Library

A speedup technique for the write function of static memories, achieved via multi voltage manipulation, is presented. The designs created to support this technique and the test circuit that verifies the percentage of the speedup are implemented on physical layout level using the Ceid's CeidMem Static Memory Library and the Ceid's Standard Cell Library. Throughout this technique, the memory write procedure is driven by different voltage levels having as target the write permittivity of each memory cell on the same row to be triggered by an edge pulse on the memory word line signal. This way the memory only triggers the writing procedure, enabling rapid consecutive writes on different rows. The simulation of the test circuit is done in analog level using the extracted view of the cells which are integrated with their parasitic resistors and capacitors. Taking into account the parasitic resistors and capacitors of the test circuit as a whole, the test results are at the most accurate. Display Omitted A static memory, called WDSRAM, with write function speedup is presented.The WDSRAM is 3 times faster than the typical SRAM.The WDSRAM consumes the same power as the typical SRAM.Sweeps and Corners simulation of the WDSRAM is presented and analyzed.