Modeling and Formal Control of Partial Dynamic Reconfiguration

This paper introduces an approach for the safe design and modeling of dynamically reconfigurable FPGA based Systems-on-Chip. This approach is carried out in a design framework, Gaspard2, dedicated to high-performance embedded systems modeling using the OMG standard profile UML/MARTE. Information employed by the reconfiguration mechanism is identified to be extracted from MARTE models in order to synthesize a controller using a formal technique which significantly simplifies the correct design of reconfiguration control. This methodology is then demonstrated in a case study.

[1]  Jacques Palicot,et al.  An executable meta-model of a hierarchical and distributed architecture management for cognitive radio equipments , 2009, Ann. des Télécommunications.

[2]  Christos G. Cassandras,et al.  Introduction to Discrete Event Systems , 1999, The Kluwer International Series on Discrete Event Dynamic Systems.

[3]  Jean-Philippe Diguet,et al.  Reconfiguration Management in the Context of RTOS-Based HW/SW Embedded Systems , 2008, EURASIP J. Embed. Syst..

[4]  Yu Huafeng,et al.  A MARTE-Based Reactive Model for Data-Parallel Intensive Processing: Transformation Toward the Synchronous Model , 2008 .

[5]  Marc Pouzet,et al.  Mixing signals and modes in synchronous data-flow systems , 2006, EMSOFT '06.

[6]  Jérémie Crenne,et al.  Self-reconfigurable Embedded Systems: From Modeling to Implementation , 2010, ERSA.

[7]  Éric Rutten,et al.  A Case Study on Controller Synthesis for Data-Intensive Embedded Systems , 2009, 2009 International Conference on Embedded Software and Systems.

[8]  Paul Le Guernic,et al.  Synthesis of Discrete-Event Controllers Based on the Signal Environment , 2000, Discret. Event Dyn. Syst..

[9]  Éric Rutten,et al.  Contracts for modular discrete controller synthesis , 2010, LCTES '10.

[10]  Jürgen Becker,et al.  Runtime adaptive multi-processor system-on-chip: RAMPSoC , 2008, 2008 IEEE International Symposium on Parallel and Distributed Processing.

[11]  Jean-Luc Dekeyser,et al.  High level modeling of Dynamic Reconfigurable FPGAs , 2009, Int. J. Reconfigurable Comput..

[12]  Pierre Boulet,et al.  Introducing Control in the Gaspard2 Data-Parallel Metamodel: Synchronous Approach , 2005 .

[13]  Guy Gogniat,et al.  Modeling of Reconfigurable MPSoCs for On-Demand Computing , 2009 .

[14]  Amnon Naamad,et al.  The STATEMATE semantics of statecharts , 1996, TSEM.

[15]  Stephen A. Edwards,et al.  The synchronous languages 12 years later , 2003, Proc. IEEE.

[16]  Jérémie Crenne,et al.  Ultra-Fast Downloading of Partial Bitstreams through Ethernet , 2009, ARCS.

[17]  Guy Gogniat,et al.  A co-design approach for embedded system modeling and code generation with UML and MARTE , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[18]  Éric Rutten,et al.  A programming language for adaptation control: case study , 2009, SIGBED.

[19]  Éric Rutten,et al.  Reactive Model-Based Control of Reconfiguration in the Fractal Component-Based Model , 2010, CBSE.

[20]  Bran Selic,et al.  Modeling and Analysis of Real-Time and Embedded Systems , 2005, MoDELS.

[21]  Florence Maraninchi,et al.  Mode-Automata: a new domain-specific construct for the development of safe critical systems , 2003, Sci. Comput. Program..