A Reconfigurable Computing System Based on a Cache-Coherent Fabric

Typical reconfigurable computing systems are based on an I/O interconnect such as PCIe. This yields good bandwidth performance, but incurs significant overhead for small packet sizes, and makes the implementation of on-streaming-data applications unduly difficult. We describe an architecture based on Intel R Quick Path Interconnect R that addresses these concerns.

[1]  Shubhendu S. Mukherjee,et al.  Coherent Network Interfaces for Fine-Grain Communication , 1996, 23rd Annual International Symposium on Computer Architecture (ISCA'96).

[2]  Robert J. Safranek,et al.  Intel® QuickPath Interconnect Architectural Features Supporting Scalable System Architectures , 2010, 2010 18th IEEE Symposium on High Performance Interconnects.

[3]  Christoforos E. Kozyrakis,et al.  RAMP: Research Accelerator for Multiple Processors , 2007, IEEE Micro.

[4]  Tony M. Brewer,et al.  Instruction Set Innovations for the Convey HC-1 Computer , 2010, IEEE Micro.

[5]  A. Haldane.  Andrew G Haldane: The race to zero , 2011 .

[6]  Bhyrav Mutnury,et al.  QuickPath Interconnect (QPI) design and analysis in high speed servers , 2010, 19th Topical Meeting on Electrical Performance of Electronic Packaging and Systems.

[7]  Andrew W. Moore,et al.  Motivating future interconnects: a differential measurement analysis of PCI latency , 2009, ANCS '09.

[8]  Gustavo Girão,et al.  Cache coherency communication cost in a NoC-based MPSoC platform , 2007, SBCCI '07.

[9]  Kunle Olukotun,et al.  FARM: A Prototyping Environment for Tightly-Coupled, Heterogeneous Architectures , 2010, 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines.

[10]  William Lynch,et al.  Smith-Waterman implementation on a FSB-FPGA module using the Intel Accelerator Abstraction Layer , 2009, 2009 IEEE International Symposium on Parallel & Distributed Processing.