Performance under delay constraints on iterative decoding of LDPC codes

The performance of a system with a quasi-cyclic low-density parity-check code is examined under various constraints on the decoding delay. Two alternatives are considered for the message-passing decoding algorithm: the sum-product algorithm and the turbo-decoding message-passing algorithm. It is shown that their relative performance depends heavily on the stringency of the delay constraint; the TDMP algorithm results in substantially better performance than the SPA if the constraint is stringent.

[1]  H. Kfir,et al.  Parallel versus sequential updating for belief propagation decoding , 2002, cond-mat/0207185.

[2]  Daniel J. Costello,et al.  LDPC block and convolutional codes based on circulant matrices , 2004, IEEE Transactions on Information Theory.

[3]  Mohammad M. Mansour,et al.  A Turbo-Decoding Message-Passing Algorithm for Sparse Parity-Check Matrix Codes , 2006, IEEE Transactions on Signal Processing.

[4]  Kohichi Sakaniwa,et al.  Some Classes of Quasi-Cyclic LDPC Codes: Properties and Efficient Encoding Method , 2005, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[5]  X. Jin Factor graphs and the Sum-Product Algorithm , 2002 .

[6]  Marc P. C. Fossorier,et al.  Shuffled iterative decoding , 2005, IEEE Transactions on Communications.

[7]  Naresh R. Shanbhag,et al.  High-throughput LDPC decoders , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[8]  Daniel J. Costello,et al.  Error Control Coding, Second Edition , 2004 .

[9]  Keshab K. Parhi,et al.  Efficient Highly-Parallel Decoder Architecture for Quasi-Cyclic Low-Density Parity-Check Codes , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[10]  William J. Dally,et al.  Programmable Stream Processors , 2003, Computer.