Tuning buffer size in the multimedia router (MMR)
暂无分享,去创建一个
[1] Andrew A. Chien,et al. Bandwidth and latency guarantees in low-cost, high-performance networks , 1997 .
[2] Sudhakar Yalamanchili,et al. Switch scheduling in the multimedia router (MMR) , 2000, Proceedings 14th International Parallel and Distributed Processing Symposium. IPDPS 2000.
[3] Chita R. Das,et al. Investigating QoS support for traffic mixes with the MediaWorm router , 2000, Proceedings Sixth International Symposium on High-Performance Computer Architecture. HPCA-6 (Cat. No.PR00550).
[4] Christoforos E. Kozyrakis,et al. A New Direction for Computer Architecture Research , 1998, Computer.
[5] Andrew A. Chien,et al. Approaches to Quality of Service in High-Performance Networks , 1997, PCRCW.
[6] William J. Dally,et al. The Reliable Router: A Reliable and High-Performance Communication Substrate for Parallel Computers , 1994, PCRCW.
[7] Sudhakar Yalamanchili,et al. A Family of Fault-Tolerant Routing Protocols for Direct Multiprocessor Networks , 1995, IEEE Trans. Parallel Distributed Syst..
[8] Pedro Cuenca,et al. Loss-resilient ATM protocol architecture for MPEG-2 video communications , 2000, IEEE Journal on Selected Areas in Communications.
[9] Sudhakar Yalamanchili,et al. Adaptive routing protocols for hypercube interconnection networks , 1993, Computer.
[10] Charles L. Seitz,et al. Myrinet: A Gigabit-per-Second Local Area Network , 1995, IEEE Micro.
[11] Pradeep K. Dubey,et al. How Multimedia Workloads Will Change Processor Design , 1997, Computer.
[12] Evangelos P. Markatos,et al. ATLAS: A Single-Chip ATM Switch for NOWs , 1997, CANPC.
[13] Lixia Zhang. VirtualClock: A New Traffic Control Algorithm for Packet-Switched Networks , 1991, ACM Trans. Comput. Syst..
[14] Lixia Zhang,et al. VirtualClock: a new traffic control algorithm for packet-switched networks , 1991, TOCS.
[15] Sudhakar Yalamanchili,et al. MMR: a high-performance MultiMedia Router-architecture and design trade-offs , 1999, Proceedings Fifth International Symposium on High-Performance Computer Architecture.
[16] Samuel P. Morgan,et al. Input Versus Output Queueing on a Space-Division Packet Switch , 1987, IEEE Trans. Commun..