Modeling IC components based on TLP I-V curves and transient responses from SEED perspective

The behavioral model based on the I-V curve of the transmission line pulse (TLP) test is practical and convenient, which is commonly used in system-efficient ESD design (SEED). However, the model only based on the I-V curve may lead to the neglect of the transient response of the relevant component. This work confirms the issue that is the neglect of the transient response by comparing the TLP test results between the hybrid-triggered and feedback active clamps. The two active clamps have nearly the same TLP I-V curves, which signify that they can be modeled by one behavioral model based only on TLP I-V data, but the TLP transient test results show that they have the different transient responses. Thus the model only extracted by the I-V curve may not be accurate enough. Furthermore, this work proposes the relevant behavioral models for the two active clamps, which take into account the transient responses in addition to TLP I-V curves. Meanwhile, the detailed analysis process is summarized in this work.

[1]  Xing Zhang,et al.  Transient and Static Hybrid-Triggered Active Clamp Design for Power-Rail ESD Protection , 2016, IEEE Transactions on Electron Devices.

[2]  Jeremy C. Smith,et al.  A MOSFET power supply clamp with feedback enhanced triggering for ESD protection in advanced CMOS technologies , 2003, 2003 Electrical Overstress/Electrostatic Discharge Symposium.

[3]  K. Araki,et al.  An application of utilizing the system-efficient-ESD-design (SEED) concept to analyze an LED protection circuit of a cell phone , 2012, 2012 IEEE International Symposium on Electromagnetic Compatibility.

[4]  Xing Zhang,et al.  A novel TLP-based method to deliver IEC 61000-4-2 ESD stress , 2017, IEICE Electron. Express.

[5]  Kenji Araki,et al.  System-Level Modeling for Transient Electrostatic Discharge Simulation , 2015, IEEE Transactions on Electromagnetic Compatibility.

[6]  Xing Zhang,et al.  Insights Into the Power-Off and Power-On Transient Performance of Power-Rail ESD Clamp Circuits , 2017, IEEE Transactions on Device and Materials Reliability.

[7]  F. Caignet,et al.  Characterization and modeling methodology for IC’s ESD susceptibility at system level using VF-TLP tester , 2007, 2007 29th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD).

[8]  Xing Zhang,et al.  Design of a novel static-triggered power-rail ESD clamp circuit in a 65-nm CMOS process , 2016, Science China Information Sciences.

[9]  Mirko Scholz,et al.  Impact of the on-chip and off-chip ESD protection network on transient-induced latch-up in CMOS IC , 2013, 2013 35th Electrical Overstress/Electrostatic Discharge Symposium.

[10]  Matthias Stecher,et al.  A TLP-based Human Metal Model ESD-generator for device qualification according to IEC 61000-4-2 , 2010, 2010 Asia-Pacific International Symposium on Electromagnetic Compatibility.

[11]  Xing Zhang,et al.  Low-Leakage ESD Power Clamp Design With Adjustable Triggering Voltage for Nanoscale Applications , 2017, IEEE Transactions on Electron Devices.

[12]  Ming Ye,et al.  Dynamic multi-parameter response model for SEED analysis , 2015, 2015 10th International Workshop on the Electromagnetic Compatibility of Integrated Circuits (EMC Compo).

[13]  Yang Xiu,et al.  Practical methodology for the extraction of SEED models , 2015, 2015 37th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD).

[14]  Richard Ida,et al.  A physically-based behavioral snapback model , 2012, Electrical Overstress / Electrostatic Discharge Symposium Proceedings 2012.

[15]  N. Nolhier,et al.  Accurate transient behavior measurement of high-voltage ESD protections based on a very fast transmission-line pulse system , 2009, 2009 31st EOS/ESD Symposium.

[16]  Charvaka Duvvury,et al.  SPICE simulation methodology for system level ESD design , 2010, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2010.

[17]  Ye Ming,et al.  Dynamic behavior model for SEED analysis; extraction using surface response modelling , 2016, 2016 Asia-Pacific International Symposium on Electromagnetic Compatibility (APEMC).