Warp as a machine for low-level vision
暂无分享,去创建一个
H. T. Kung | Thomas R. Gross | Monica S. Lam | Jon A. Webb | M. Lam | J. Webb | T. Gross
[1] H. T. Kung. Why systolic architectures? , 1982, Computer.
[2] H. T. Kung. Systolic algorithms for the CMU warp processor , 1984 .
[3] Peter M. Kogge,et al. The Architecture of Pipelined Computers , 1981 .
[4] Kenneth E. Batcher,et al. Bit-Serial Parallel Processing Systems , 1982, IEEE Transactions on Computers.
[5] B. Ramakrishna Rau,et al. Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing , 1981, MICRO 14.
[6] H. T. Kung,et al. A systolic array computer , 1985, ICASSP '85. IEEE International Conference on Acoustics, Speech, and Signal Processing.
[7] Bob Woo,et al. A high-speech 32 bit IEEE floating-point chip set for digital signal processing , 1984, ICASSP.
[8] MARIO TOKORO,et al. Optimization of Microprograms , 1981, IEEE Transactions on Computers.
[9] Joseph A. Fisher,et al. Trace Scheduling: A Technique for Global Microcode Compaction , 1981, IEEE Transactions on Computers.
[10] Bruce D. Shriver,et al. Some Experiments in Local Microcode Compaction for Horizontal Machines , 1981, IEEE Transactions on Computers.
[11] Steven R. Vegdahl,et al. Local code generation and compaction in optimizing microcode compilers , 1982 .