Symbolic Analysis of Circuit Reliability

Due to shrinking feature size and significant reduction in noise margins, nanoscale circuits have become more susceptible to manufacturing defects, noise-related transient faults and interference from radiation. Traditionally, soft errors have been a much greater concern in memories than in logic circuits. However, as technology continues to scale, logic circuits are becoming more susceptible to soft errors than memories. To estimate the susceptibility to errors in combinational logic, we propose the use of Binary Decision Diagrams (BDDs) and Algebraic Decision Diagrams (ADDs) for unified symbolic analysis of circuit reliability. present a framework that uses BDDs and ADDs and enables analysis of combinational circuits reliability from different aspects: output susceptibility to error, influence of individual gates on individual outputs and overall circuit reliability, and the dependence of circuit reliability on glitch duration, amplitude, and input patterns. This is demonstrated by the set of experimental results, which show that the mean output error susceptibility can vary from less then O. 1%, for large circuits and small (20% of clock period) glitches, up about 30% for very small circuits and large enough (50% of clock period) glitches.

[1]  Masahiro Fujita,et al.  Spectral Transforms for Large Boolean Functions with Applications to Technology Mapping , 1993, 30th ACM/IEEE Design Automation Conference.

[2]  André DeHon,et al.  Array-based architecture for FET-based, nanoscale electronics , 2003 .

[3]  P. Jonker,et al.  A defect-?and fault-tolerant architecture for nanocomputers , 2003 .

[4]  J. Gilman,et al.  Nanotechnology , 2001 .

[5]  Mark A. Ratner,et al.  Molecular electronics , 2005 .

[6]  ZhangMing,et al.  Robust System Design with Built-In Soft-Error Resilience , 2005 .

[7]  Seth Copen Goldstein,et al.  NanoFabrics: spatial computing using molecular electronics , 2001, ISCA 2001.

[8]  Nur A. Touba,et al.  Cost-effective approach for reducing soft error failure rate in logic circuits , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[9]  James A. Hutchby,et al.  Limits to binary logic switch scaling - a gedanken model , 2003, Proc. IEEE.

[10]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[11]  Johan Karlsson,et al.  On latching probability of particle induced transients in combinational networks , 1994, Proceedings of IEEE 24th International Symposium on Fault- Tolerant Computing.

[12]  Lorenzo Alvisi,et al.  Modeling the effect of technology trends on the soft error rate of combinational logic , 2002, Proceedings International Conference on Dependable Systems and Networks.

[13]  J. von Neumann,et al.  Probabilistic Logic and the Synthesis of Reliable Organisms from Unreliable Components , 1956 .

[14]  Thomas A. DeMassa,et al.  Digital Integrated Circuits , 1985, 1985 IEEE GaAs IC Symposium Technical Digest.

[15]  Andrea Bondavalli,et al.  Threshold-Based Mechanisms to Discriminate Transient from Intermittent Faults , 2000, IEEE Trans. Computers.

[16]  Randal E. Bryant,et al.  Efficient implementation of a BDD package , 1991, DAC '90.

[17]  Enrico Macii,et al.  Algebraic decision diagrams and their applications , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[18]  George Bourianoff,et al.  The Future of Nanocomputing , 2003, Computer.

[19]  William S. Evans,et al.  On the Maximum Tolerable Noise for Reliable Computation by Formulas , 1998, IEEE Trans. Inf. Theory.

[20]  James L. Walsh,et al.  IBM experiments in soft fails in computer electronics (1978-1994) , 1996, IBM J. Res. Dev..

[21]  Joel Grodstein,et al.  RESTA: a robust and extendable symbolic timing analysis tool , 2004, GLSVLSI '04.

[22]  Abhijit Chatterjee,et al.  Soft-error tolerance analysis and optimization of nanometer circuits , 2005, Design, Automation and Test in Europe.

[23]  R. Stanley Williams,et al.  CMOS-like logic in defective, nanoscale crossbars , 2004 .

[24]  Nicholas Pippenger,et al.  Reliable computation by formulas in the presence of noise , 1988, IEEE Trans. Inf. Theory.

[25]  Yi Luo,et al.  The molecule-electrode interface in single-molecule transistors. , 2003, Angewandte Chemie.

[26]  Michael Butts,et al.  Molecular electronics: devices, systems and tools for gigagate, gigabit chips , 2002, IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002..

[27]  John N. Tsitsiklis,et al.  On a lower bound for the redundancy of reliable networks with noisy gates , 1991, IEEE Trans. Inf. Theory.

[28]  Roberto Cingolani,et al.  Projecting the nanoworld: Concepts, results and perspectives of molecular electronics , 2004 .

[29]  John P. Hayes,et al.  Accurate reliability evaluation and enhancement via probabilistic transfer matrices , 2005, Design, Automation and Test in Europe.

[30]  C. Metra,et al.  A model for transient fault propagation in combinatorial logic , 2003, 9th IEEE On-Line Testing Symposium, 2003. IOLTS 2003..

[31]  Yu Cao,et al.  New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[32]  M. Baze,et al.  Attenuation of single event induced pulses in CMOS combinational logic , 1997 .

[33]  Robert M. Dirks,et al.  Paradigms for computational nucleic acid design. , 2004, Nucleic acids research.

[34]  S. Wind,et al.  Carbon nanotube electronics , 2003, Digest. International Electron Devices Meeting,.