Assertion checking by combined word-level ATPG and modular arithmetic constraint-solving techniques
暂无分享,去创建一个
[1] Kurt Keutzer,et al. Functional vector generation for HDL models using linear programming and 3-satisfiability , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).
[2] L. H. Goldstein,et al. SCOAP: Sandia Controllability/Observability Analysis Program , 1988, 17th Design Automation Conference.
[3] Sérgio Vale Aguiar Campos,et al. Symbolic Model Checking , 1993, CAV.
[4] Chian-Min Richard Ho,et al. Validation tools for complex digital designs , 1996 .
[5] Kwang-Ting Cheng,et al. Automatic generation of functional vectors using the extended finite state machine model , 1996, TODE.
[6] Kenneth L. McMillan,et al. Symbolic model checking: an approach to the state explosion problem , 1992 .
[7] Kenneth L. McMillan,et al. The SMV System , 1993 .
[8] Jae-Young Jang,et al. Approximate Reachability Don't Cares for CTL model checking , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).
[9] Haya Freedman,et al. Rings, Fields and Groups , 1984 .
[10] L. H. Goldstein,et al. SCOAP: Sandia Controllability/Observability Analysis Program , 1980, 17th Design Automation Conference.
[11] Randal E. Bryant,et al. Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.
[12] G. Hachtel,et al. Approximate Reachability Don't Cares for CTL model checking , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).
[13] R. Kalyanaraman,et al. Generation of design verification tests from behavioral VHDL programs using path enumeration and constraint programming , 1995, IEEE Trans. Very Large Scale Integr. Syst..
[14] Amir Pnueli. The Temporal Semantics of Concurrent Programs , 1981, Theor. Comput. Sci..
[15] Masahiro Fujita,et al. Symbolic model checking using SAT procedures instead of BDDs , 1999, DAC '99.
[16] Tiziano Villa,et al. VIS: A System for Verification and Synthesis , 1996, CAV.
[17] F. Brglez,et al. On testability of combinational networks , 1984 .