Three-dimensional On-chip Interconnect Architectures