Analysis of CNT bundle and its comparison with copper interconnect for CMOS and CNFET drivers

In nanoscale regime as the CMOS process technology continues to scale, the standard copper (Cu) interconnect will become a major hurdle for onchip communication due to high resistivity and electromigration. This paper presents the comprehensive evaluation of mixed CNT bundle interconnects and investigates their prospects as a low power high-speed interconnect for future nanoscale-integrated circuits. The performance of mixed CNT bundle interconnect is examined with carbon nanotube field effect transistor (CNFET) as a driver and compared with the traditional interconnect, that is, CMOS driver on Cu interconnect. All HSPICE simulations are carried out at operating frequency of 1 GHz and it is found that mixed CNT bundle interconnects with CNFET as the driver can potentially provide a substantial delay reduction over traditional interconnects implemented at 32nm process technology. Similarly, the CNFET driver with mixed CNT bundle as interconnect is more energy efficient than the traditional interconnect at all supply voltages (VDD) from 0.9V to 0.3 V.

[1]  P. Ajayan,et al.  Reliability and current carrying capacity of carbon nanotubes , 2001 .

[2]  S. Mukhopadhyay,et al.  A Circuit-Compatible Model of Ballistic Carbon , 2004 .

[3]  Kaushik Roy,et al.  Modeling of metallic carbon-nanotube interconnects for circuit simulations and a comparison with Cu interconnects for scaled technologies , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  M. Lundstrom,et al.  Ballistic carbon nanotube field-effect transistors , 2003, Nature.

[5]  Kaushik Roy,et al.  A circuit-compatible model of ballistic carbon nanotube field-effect transistors , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Wei Wang,et al.  Analyzing Conductance of Mixed Carbon-Nanotube Bundles for Interconnect Applications , 2007, IEEE Electron Device Letters.

[7]  J. Meindl,et al.  Compact physical models for multiwall carbon-nanotube interconnects , 2006, IEEE Electron Device Letters.

[8]  Charles M. Lieber,et al.  Diameter-Controlled Synthesis of Carbon Nanotubes , 2002 .

[9]  Mark S. Lundstrom,et al.  Performance analysis and design optimization of near ballistic carbon nanotube field-effect transistors , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[10]  A. Kawabata,et al.  Low-resistance multi-walled carbon nanotube vias with parallel channel conduction of inner shells [IC interconnect applications] , 2005, Proceedings of the IEEE 2005 International Interconnect Technology Conference, 2005..

[11]  Guy Lemieux,et al.  Design of interconnection networks for programmable logic , 2003 .

[12]  H J Li,et al.  Multichannel ballistic transport in multiwall carbon nanotubes. , 2005, Physical review letters.

[13]  W. Yin,et al.  Modeling of carbon nanotube interconnects and comparative analysis with Cu interconnects , 2006, 2006 Asia-Pacific Microwave Conference.

[14]  J. Meindl,et al.  Performance comparison between carbon nanotube and copper interconnects for gigascale integration (GSI) , 2005, IEEE Electron Device Letters.

[15]  W. Steinhögl,et al.  Comprehensive study of the resistivity of copper wires with lateral dimensions of 100 nm and smaller , 2005 .

[16]  K. Banerjee,et al.  A Comparative Scaling Analysis of Metallic and Carbon Nanotube Interconnections for Nanometer Scale VLSI Technologies , 2004 .

[17]  K. Banerjee,et al.  Carbon nanotube interconnects: implications for performance, power dissipation and thermal management , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[18]  K. Roy,et al.  A circuit model for carbon nanotube interconnects: comparative study with Cu interconnects for scaled technologies , 2004, ICCAD 2004.

[19]  K. Roy,et al.  Carbon Nanotube Field-Effect Transistors for High-Performance Digital Circuits—Transient Analysis, Parasitics, and Scalability , 2006, IEEE Transactions on Electron Devices.

[20]  Y. Massoud,et al.  On the Optimal Design, Performance, and Reliability of Future Carbon Nanotube-Based Interconnect Solutions , 2008, IEEE Transactions on Electron Devices.

[21]  P. McEuen,et al.  Single-walled carbon nanotube electronics , 2002 .