Hardware/software interface for high-performance space computing with FPGA coprocessors

Complex real-time signal and image processing applications require low-latency and high-performance hardware to achieve optimal performance. Building such a high-performance platform for space deployment is hampered by hostile environmental conditions and power constraints. Custom space-based FPGA coprocessors help alleviate these constraints, but their use is typically restricted by the need for TMR or radiation-hardened components. This paper explores a framework that allows Earth and space scientists to use FPGA resources through an abstraction layer. A synthetic aperture radar application is used to demonstrate the power of the system architecture. The performance of the application is shown to achieve a speedup of 19 when compared to a software solution and is able to maintain comparable data reliability. Projected speedups, for the same case study executing on the proposed flight system architecture, are several times better and also discussed. This work supports the Dependable Multiprocessor project at Honeywell and the University of Florida, a mission for the Space Technology 8 (ST-8) satellite of NASA's New Millennium Program

[1]  B. E. Wells,et al.  On the use of distributed reconfigurable hardware in launch control avionics , 2001, 20th DASC. 20th Digital Avionics Systems Conference (Cat. No.01CH37219).

[2]  Achim Hein.  Processing of SAR Data: Fundamentals, Signal Processing, Interferometry , 2003 .

[3]  M. Patel,et al.  High Performance Dependable Multiprocessor II , 2007, 2007 IEEE Aerospace Conference.

[4]  Scott Hauck,et al.  Reconfigurable computing: a survey of systems and software , 2002, CSUR.

[5]  High-performance, Dependable Multiprocessor , 2006, 2006 IEEE Aerospace Conference.

[6]  John Williams,et al.  Reconfigurable FPGAS for real time image processing in space , 2002, 2002 14th International Conference on Digital Signal Processing Proceedings. DSP 2002 (Cat. No.02TH8628).

[7]  R. Keith Raney,et al.  Precision SAR processing using chirp scaling , 1994, IEEE Trans. Geosci. Remote. Sens..

[8]  Alan D. George,et al.  USURP: A Standard for Design Portability in Reconfigurable Computing , 2006 .

[9]  Ian G. Cumming,et al.  Parallel synthetic aperture radar processing on workstation networks , 1996, Proceedings of International Conference on Parallel Processing.