A 33-ns 64-Mb DRAM

A 64-Mb CMOS dynamic RAM (DRAM) measuring 176.4 mm/sup 2/ has been fabricated using a 0.4- mu m N-substrate triple-well CMOS, double-poly, double-polycide, double-metal process technology. The asymmetrical stacked-trench capacitor (AST) cells, 0.9 mu m*1.7 mu m each, are laid out in a PMOS centered interdigitated twisted bit-line (PCITBL) scheme that achieves both low noise and high packing density. Three circuit techniques were developed to meet high-speed requirements. Using the preboosted word-line drive-line technique, a bypassed sense-amplifier drive-line scheme, and a quasi-static data transfer technique, a typical RAS access time of 33 ns and a typical column address access time of 15 ns have been achieved. >

[1]  Masashi Horiguchi,et al.  The impact of data-line interference noise on DRAM scaling , 1988 .

[2]  H. Hidaka,et al.  A Twisted Bit Line Technique for Multi-Mb Drams , 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.

[3]  S. Watanabe,et al.  A 45 ns 16 Mb DRAM with triple-well structure , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[4]  Shigeyoshi Watanabe,et al.  A 33ns 64Mb DRAM , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  S. Kawanago,et al.  3-dimensional stacked capacitor cell for 16 M and 64 M DRAMS , 1988, Technical Digest., International Electron Devices Meeting.

[6]  Fumio Horiguchi,et al.  Process integration for 64 M DRAM using an asymmetrical stacked trench capacitor (AST) cell , 1990, International Technical Digest on Electron Devices.

[7]  H. Tanaka,et al.  An Experimental 16mb Dram with Transposed Data-Line Structure , 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.