The rise of the 3rd dimension for system intergration

Electronic interconnection and packaging is mainly performed in a planar, 2D design style. Further miniaturization and performance enhancement of electronic systems will more and more require the use of 3D interconnection schemes. Key technologies for realizing true 3D interconnect schemes are the realization of vertical connections, either through the Si-die or through the multilayer interconnect with embedded die. Different applications require different complexities of 3D-interconnectivity. Therefore, different technologies may be used. These can be categorized as a more traditional packaging approach, a wafer-level-packaging, WLP (`above' passivation), approach and a foundry level (`below' passivation) approach. We define these technologies as respectively 3D-SIP, 3D-WLP and 3D-SIC. In this paper, these technologies are discussed in more detail

[1]  M. Karnezos,et al.  3D packaging: where all technologies come together , 2004, IEEE/CPMT/SEMI 29th International Electronics Manufacturing Technology Symposium (IEEE Cat. No.04CH37585).

[2]  J.-Q. Lu,et al.  Wafer bonding of damascene-patterned metal/adhesive redistribution layers for via-first three-dimensional (3D) interconnect , 2005, Proceedings Electronic Components and Technology, 2005. ECTC '05..

[3]  E. Beyne.  3D interconnection and packaging: impending reality or still a dream? , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[4]  Peter Ramm,et al.  3D Integration of CMOS transistors with ICV-SLID technology , 2005 .

[5]  E. Beyne.  Technologies for very high bandwidth electrical interconnects between next generation VLSI circuits , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[6]  N. Balasubramanian,et al.  High Aspect Ratio Through-Wafer Interconnect for Three Dimensional Integrated Circuits , 2005, Proceedings Electronic Components and Technology, 2005. ECTC '05..