Cache memory system and operating method for the same
暂无分享,去创建一个
The cache memory system according to an embodiment of the present invention includes at least one set having data among the data memory, a plurality of ways for storing the cache data corresponding to the part stored in the main memory, respectively, to said cache data tag data corresponding to the N bits of at least each of the top of the tag data included in the tag memory, a set of the set address received from the external pointing for storing as a set of K (1≤K <N) bits and the outer Compare high-K bits of the tag address of the received N bits from, and comparing the tag data of each of the remaining (NK) bits and the remaining (NK) bits of the tag address, the cache if a hit, whether or not a cache miss If it is determined by comparing the tag judgment unit and the cache miss for the tag data of each of the upper bit and the K state In accordance with the address comparison result of the higher K bits of determining the cache data corresponding to the tag data to update candidates, and deletes the one of the cache data of the update candidate and may include an update control section for updating the new data have.