Computer-Aided Design Methodology for Electrostatic Discharge (ESD) Protection Applications

Physical mechanisms that define the triggering conditions of lateral P<sub>1</sub>N<sub>1</sub>-P<sub>2</sub>N<sub>2</sub> structures for ESD (electrostatic discharge) protection are identified using 2D numerical simulations. The TCAD (technology computer aided design) allows for accurate prediction of the forward and reverse blocking voltages, necessary for custom ESD protection design. Symmetrical and asymmetrical dual-polarity S-type I-V characteristics are achieved for bipolar input/output ESD protection design. This is realized by using 1) tailored forward-and reverse- blocking junction configurations embedded in coupled (P<sub>1</sub>N<sub>1</sub>-P<sub>2</sub>N<sub>2</sub>)//(N <sub>2</sub>P<sub>3</sub>-N<sub>3</sub>P<sub>1</sub>) structures, and 2) optimized adjustment of the structures' doping implantations and isolation regions

[1]  N. Nolhier,et al.  Accurate prediction of the ESD robustness of semiconductor devices through physical simulation , 2005, 2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual..

[2]  Kaustav Banerjee,et al.  Analysis of nonuniform ESD current distribution in deep submicron NMOS transistors , 2002 .

[3]  G. G. Stokes.  "J." , 1890, The New Yale Book of Quotations.

[4]  Haigang Feng,et al.  A mixed-mode ESD protection circuit simulation-design methodology , 2003 .

[5]  J.J. Liou,et al.  Design and integration of novel SCR-based devices for ESD protection in CMOS/BiCMOS technologies , 2005, IEEE Transactions on Electron Devices.

[6]  J. Suehle.  Ultrathin gate oxide reliability: physical models, statistics, and characterization , 2002 .

[7]  B. Deutschmann,et al.  Using device simulations to optimize ESD protection circuits , 2004, 2004 International Symposium on Electromagnetic Compatibility (IEEE Cat. No.04CH37559).

[8]  J.J. Liou,et al.  A novel dual-polarity device with symmetrical/asymmetrical S-type I-V characteristics for ESD protection design , 2006, IEEE Electron Device Letters.

[9]  S. Voldman.  ESD: Physics and Devices , 2004 .

[10]  K. Ng,et al.  The Physics of Semiconductor Devices , 2019, Springer Proceedings in Physics.

[11]  A. Concannon,et al.  Comparison of ESD protection capability of lateral BJT, SCR and bidirectional. SCR for hi-voltage BiCMOS circuits , 2002, Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting.

[12]  V.A. Vashchenko,et al.  High holding voltage cascoded LVTSCR structures for 5.5-V tolerant ESD protection clamps , 2004, IEEE Transactions on Device and Materials Reliability.

[13]  B. J. Baliga,et al.  Trends in power semiconductor devices , 1996 .

[14]  Kai Esmark.  Device simulation of ESD protection elements , 2001 .

[15]  J. Bernier,et al.  ESD protection techniques for high frequency integrated circuits , 1998 .

[16]  S. G. Beebe.  Methodology for layout design and optimization of ESD protection transistors , 1996, 1996 Proceedings Electrical Overstress/Electrostatic Discharge Symposium.

[17]  Yuan Taur,et al.  CMOS design near the limit of scaling , 2002 .

[18]  Wolfgang Fichtner,et al.  Advanced 2D/3D ESD device simulation-a powerful tool already used in a pre-Si phase , 2001, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).