Multi-Tool Constraint Verification
暂无分享,去创建一个
R. Bruck | A. Schafer | K. Hahn | W. Nebel | J. Freuer
[1] Rob A. Rutenbar,et al. Layout tools for analog ICs and mixed-signal SoCs: a survey , 2000, ISPD '00.
[2] Joachim Schimpf,et al. ECLiPSe: A Platform for Constraint Logic Programming , 1997 .
[3] Sung-Mo Kang,et al. VeriCDF: a new verification methodology for charged device failures , 2002, DAC '02.
[4] Rob A. Rutenbar,et al. Automation of IC Layout with Analog Constraints , 2002 .
[5] Alfred Horn,et al. On sentences which are true of direct unions of algebras , 1951, Journal of Symbolic Logic.
[6] Jacques Cohen,et al. Constraint logic programming languages , 1990, CACM.
[7] Pascal Van Hentenryck,et al. The Constraint Logic Programming Language CHIP , 1988, FGCS.
[8] Alex Doboli,et al. Hierarchical constraint transformation based on genetic optimization for analog system synthesis , 2006, Integr..
[9] Edoardo Charbon,et al. Constraint transformation for IC physical design , 1999 .
[10] Roland H. C. Yap,et al. The CLP( R ) language and system , 1992, TOPL.
[11] Edoardo Charbon,et al. A Top-down, Constraint-Driven Design Methodology for Analog Integrated Circuits , 1993 .
[12] E. Charbon,et al. A constraint management system for IC physical design , 1998, Proceedings. XI Brazilian Symposium on Integrated Circuit Design (Cat. No.98EX216).