Analysis of Blocking and Scheduling for FPGA-Based Floating-Point Matrix Multiplication Analyse du blocage et de l’ordonnancement d’une multiplication matricielle à virgule flottante sur un FPGA
暂无分享,去创建一个
[1] Siddharth Joshi,et al. FPGA Based High Performance Double-Precision Matrix Multiplication , 2009, 2009 22nd International Conference on VLSI Design.
[2] Viktor K. Prasanna,et al. Scalable and Modular Algorithms for Floating-Point Matrix Multiplication on Reconfigurable Computing Systems , 2007, IEEE Transactions on Parallel and Distributed Systems.
[3] Yong Dou,et al. 64-bit floating-point FPGA matrix multiplication , 2005, FPGA '05.
[4] Viktor K. Prasanna,et al. Scalable and modular algorithms for floating-point matrix multiplication on FPGAs , 2004, 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings..
[5] Naraig Manjikian,et al. Performance optimization of a data transfer controller for parallel matrix multiplication in FPGAS , 2012, 2012 25th IEEE Canadian Conference on Electrical and Computer Engineering (CCECE).
[6] C. Sajish,et al. Floating Point Matrix Multiplication on a Reconfigurable Computing System , 2005 .
[7] Viktor K. Prasanna,et al. Design tradeoffs for BLAS operations on reconfigurable hardware , 2005, 2005 International Conference on Parallel Processing (ICPP'05).