A reduced-swing data transmission scheme for resistive bus lines in VLSIs
暂无分享，去创建一个
An optimal design method of on-chip communication circuits is presented, where a reducing signal swing scheme is employed using termination resistors and sense amplifiers. Although this method treats distributed capacitance and resistance in bus lines as lumped elements, it is demonstrated that the error introduced is small. With an optimum circuit designed by this method, a low power design compared with the conventional buffer-chained circuit is realized without changing system level design in the ASIC as well.<<ETX>>
[1] Teruo Seki,et al. A 6 ns 1 Mb CMOS SRAM with high-performance sense amplifier , 1992, 1992 Symposium on VLSI Circuits Digest of Technical Papers.
[2] H. H. Chao,et al. Half-V/SUB DD/ bit-line sensing scheme in CMOS DRAMs , 1984 .
[3] Kiyoo Itoh,et al. Sub-1-V swing bus architecture for future low-power ULSIs , 1992, 1992 Symposium on VLSI Circuits Digest of Technical Papers.
[4] Evert Seevinck,et al. Current-mode techniques for high-speed VLSI circuits with application to current sense amplifier for CMOS SRAM's , 1991 .