A systematic approach to synthesis of verification test-suites for modular SoC designs
暂无分享,去创建一个
R. Govindarajan | Rubin A. Parekhji | Sudhakar Surendran | R. Parekhji | S. Surendran | R. Govindarajan
[1] Ken Albin. Nuts and bolts of core and SoC verification , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).
[2] Cheng-Chew Lim,et al. A software test program generator for verifying system-on-chips , 2005, Tenth IEEE International High-Level Design Validation and Test Workshop, 2005..
[3] Brian W. Kernighan,et al. The C Programming Language , 1978 .
[4] David A. Patterson,et al. Computer Architecture: A Quantitative Approach , 1969 .
[5] Prakash Rashinkar. System-On-A-Chip verification , 2001 .
[6] Jan M. Rabaey,et al. Digital Integrated Circuits , 2003 .
[7] Bjarne Stroustrup,et al. C++ Programming Language , 1986, IEEE Softw..
[8] Leena Singh,et al. System-on-a-Chip Verification: Methodology and Techniques , 2000 .
[9] Jan M. Rabaey,et al. Digital Integrated Circuits: A Design Perspective , 1995 .
[10] Larry Wall,et al. Programming Perl , 1991 .
[11] Ahmed Amine Jerraya,et al. Definition of a systematic method for the generation of software test programs allowing the functional verification of system on chip (SoC) , 2003, Proceedings. 4th International Workshop on Microprocessor Test and Verification - Common Challenges and Solutions.
[12] Yehuda Naveh,et al. X-Gen: a random test-case generator for systems and SoCs , 2002, Seventh IEEE International High-Level Design Validation and Test Workshop, 2002..
[13] Chong-Min Kyung,et al. Current status and challenges of SoC verification for embedded systems market , 2003, IEEE International [Systems-on-Chip] SOC Conference, 2003. Proceedings..