Analysis of gate-bias-induced heating effects in deep-submicron ESD protection designs

This paper presents a detailed investigation of the degradation of electrostatic discharge (ESD) strength with high gate bias for deep-submicron salicided ESD protection nMOS transistors, which has significant implications for protection designs where high gate coupling occurs under ESD stress. It has been shown that gate-bias-induced heating is the primary cause of early ESD failure and that this impact of gate bias depends on the finger width of the protection devices. In addition, it has been established that substrate biasing can effectively alleviate the adverse impact of the gate bias and can improve ESD strength despite the gate-coupling level. Improved understanding of ESD behavior for advanced devices under high gate-coupling conditions can extend design capabilities of protection structures.

[1]  S. Ramaswamy,et al.  Modeling MOS snapback and parasitic bipolar action for circuit-level ESD and high current simulations , 1996, Proceedings of International Reliability Physics Symposium.

[2]  R.W. Dutton,et al.  Gate bias induced heating effect and implications for the design of deep submicron ESD protection , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[3]  Sung-Mo Kang,et al.  EOS/ESD reliability of deep sub-micron NMOS protection devices , 1995, Proceedings of 1995 IEEE International Reliability Physics Symposium.

[4]  C. Duvvury,et al.  Dynamic gate coupling of NMOS for efficient output ESD protection , 1992, 30th Annual Proceedings Reliability Physics 1992.

[5]  E. A. Amerasekera,et al.  ESD in silicon integrated circuits , 1995 .

[6]  E. Pop,et al.  Localized heating effects and scaling of sub-0.18 micron CMOS devices , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[7]  Kaustav Banerjee,et al.  Non-uniform bipolar conduction in single finger NMOS transistors and implications for deep submicron ESD design , 2001, 2001 IEEE International Reliability Physics Symposium Proceedings. 39th Annual (Cat. No.00CH37167).

[8]  C. Duvvury,et al.  Achieving uniform nMOS device power distribution for sub-micron ESD reliability , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[9]  C. Duvvury,et al.  Substrate pump NMOS for ESD protection applications , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).

[10]  C. Duvvury,et al.  Design methodology and optimization of gate-driven NMOS ESD protection circuits in submicron CMOS processes , 1998 .

[11]  C. Duvvury,et al.  Design Methodology For Optimizing Gate Driven ESD Protection Circuits In Submicron Cmos Processes , 1997, Proceedings Electrical Overstress/Electrostatic Discharge Symposium.

[12]  Amitava Chatterjee,et al.  Improving the ESD failure threshold of silicided n-MOS output transistors by ensuring uniform current flow , 1992 .