Improving design verifiability by early RTL coverability analysis

Achieving high coverage is an important goal in design verification. Fixing coverability problems found at the verification stage, however, can require tremendous effort. To address this problem, we propose a flow for analyzing code and variable-toggle coverability at the early-RTL block-level stage. In addition, we devise a novel technique to analyze the coverability problems so that engineers can resolve the issues more efficiently. By identifying coverability problems at early RTL design stages, design verifiability can be improved, thus reducing the effort required at the verification phase.

[1]  J. Kukula,et al.  Symbolic RTL simulation , 2001, DAC '01.

[2]  L. H. Goldstein,et al.  SCOAP: Sandia Controllability/Observability Analysis Program , 1980, 17th Design Automation Conference.

[3]  David G. Chinnery,et al.  A functional validation technique: biased-random simulation guided by observability-based coverage , 2001, Proceedings 2001 IEEE International Conference on Computer Design: VLSI in Computers and Processors. ICCD 2001.

[4]  David E. Shaw,et al.  Early formal verification of conditional coverage points to identify intrinsically hard-to-verify logic , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[5]  Todd M. Austin,et al.  StressTest: an automatic approach to test generation via activity monitors , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[6]  Kurt Antreich,et al.  Handling special constructs in symbolic simulation , 2002, DAC '02.

[7]  Leslie G. Valiant,et al.  NP is as easy as detecting unique solutions , 1985, STOC '85.

[8]  Igor L. Markov,et al.  Random Stimulus Generation using Entropy and XOR Constraints , 2008, 2008 Design, Automation and Test in Europe.

[9]  Randal E. Bryant,et al.  Symbolic simulation—techniques and applications , 1990, DAC '90.

[10]  Sy-Yen Kuo,et al.  Enhancing bug hunting using high-level symbolic simulation , 2009, GLSVLSI '09.

[11]  Sy-Yen Kuo,et al.  Optimizing blocks in an SoC using symbolic code-statement reachability analysis , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).

[12]  Anmol Mathur,et al.  Design for Verification in System-level Models and RTL , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[13]  R. Brayton,et al.  FRAIGs: A Unifying Representation for Logic Synthesis and Verification , 2005 .

[14]  Chien-Nan Jimmy Liu,et al.  An efficient design-for-verification technique for HDLs , 2001, ASP-DAC '01.

[15]  Hans-Joachim Wunderlich,et al.  Multiple distributions for biased random test patterns , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.