On using deterministic test sets in BIST

The test pattern generators (TPG) in BIST usually generate pseudorandom patterns and after the pseudorandom testing phase the random resistant faults are detected bp additional deterministic test vectors which can be compressed by the means of the same TPG. Another possibility is to optimise the TPG structure so that the generated test set contains all the necessary deterministic test vectors which detect hard-to-test faults. The vectors are obtained by the means of TPG output modifications. This approach is not acceptable for large circuits because of additional delay caused by the output combinational logic. We have proposed a TPG that has a very simple structure and in which the patterns covering the random resistant faults are generated by the TPG without any output modifying logic. The TPG sequence is controlled by XORing the pre-computed modifying bits with one of the TPG internal flip-flop input. Finding the modifying bits is done by an algorithm which optimises the fault coverage gain which is obtained by each of the generated test vectors. Several experiments were done with the ISCAS 85 and 89 benchmark circuits. The storage capacity needed for storing the modifying bits of the exercised circuits is low while the test application time is short.

[1]  Arno Kunzmann.  Efficient random testing with global weights , 1996, Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition.

[2]  Hans-Joachim Wunderlich,et al.  Pattern generation for a deterministic BIST scheme , 1995, ICCAD.

[3]  H. Wunderlich,et al.  Bit-flipping BIST , 1996, ICCAD 1996.

[4]  Tomasz Garbolino,et al.  A New LFSR with D and T Flip-Flops as an Effective Test Pattern Generator for VLSI Circuits , 1999, EDCC.

[5]  Nur A. Touba,et al.  Transformed pseudo-random patterns for BIST , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[6]  B. Koneman,et al.  LFSR-Coded Test Patterns for Scan Designs , 1993 .

[7]  Ondrej Novák,et al.  Pseudorandom, Weighted Random and Pseudoexhaustive Test Patterns Generated in Universal Cellular Automata , 1999, EDCC.

[8]  Nur A. Touba,et al.  Synthesis of mapping logic for generating transformed pseudo-random patterns for BIST , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[9]  Krishnendu Chakrabarty,et al.  Built-in test pattern generation for high-performance circuits using twisted-ring counters , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[10]  Dhiraj K. Pradhan,et al.  A novel pattern generator for near-perfect fault-coverage , 1995, Proceedings 13th IEEE VLSI Test Symposium.