Synthesis for testability techniques for asynchronous circuits
暂无分享,去创建一个
[1] Kurt Keutzer,et al. Synthesis of robust delay-fault-testable circuits: theory , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[2] Michel Hack,et al. ANALYSIS OF PRODUCTION SCHEMATA BY PETRI NETS , 1972 .
[3] Stephen H. Unger,et al. Minimizing the Number of States in Incompletely Specified Sequential Switching Functions , 1959, IRE Trans. Electron. Comput..
[4] Sudhakar M. Reddy,et al. On the design of robust testable CMOS combinational logic circuits , 1988, [1988] The Eighteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.
[5] Kurt Keutzer,et al. Testability-preserving circuit transformations , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[6] Douglas B. Armstrong,et al. Design of Asynchronous Circuits Assuming Unbounded Gate Delays , 1969, IEEE Transactions on Computers.
[7] Tam-Anh Chu. On the models for designing VLSI asynchronous digital systems , 1986, Integr..
[8] David S. Kung. Hazard-non-increasing gate-level optimization algorithms , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.
[9] Luciano Lavagno,et al. Synthesis of verifiably hazard-free asynchronous control circuits , 1991 .
[10] Tam-Anh Chu,et al. Synthesis of self-timed VLSI circuits from graph-theoretic specifications , 1987 .
[11] Luciano Lavagno,et al. Algorithms for synthesis of hazard-free asynchronous circuits , 1991, 28th ACM/IEEE Design Automation Conference.
[12] Alexandre Yakovlev,et al. Signal Graphs: From Self-Timed to Timed Ones , 1985, PNPM.
[13] Peter A. Beerel,et al. Semi-modularity and self-diagnostic asynchronous circuits , 1991 .
[14] David L. Dill,et al. Automatic synthesis of locally-clocked asynchronous state machines , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.
[15] Sudhakar M. Reddy,et al. On Delay Fault Testing in Logic Circuits , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[16] S. M. Reddy,et al. On the design of path delay fault testable combinational circuits , 1990, [1990] Digest of Papers. Fault-Tolerant Computing: 20th International Symposium.
[17] Stephen H. Unger,et al. Asynchronous sequential switching circuits , 1969 .
[18] Sudhakar M. Reddy,et al. Design of robustly testable combinational logic circuits , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[19] Sudhakar M. Reddy,et al. Testable Realizations for FET Stuck-Open Faults in CMOS Combinational Logic Circuits , 1986, IEEE Transactions on Computers.
[20] Kurt Keutzer,et al. Synthesis of robust delay-fault-testable circuits: practice , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..