A low-power frontend system for fetal ECG monitoring applications

This paper presents a three-channel frontend system for fetal monitoring applications which includes three amplification chains, an ADC and all power management circuitry needed to feed the different building blocks from a single 1.4V supply. The specifications of the proposed system (0.38μVrms equivalent input noise, 74.5dB dynamic range and 0.5 to 200Hz signal bandwidth) are determined according to the properties of the fetal electrocardiogram (fECG) signal and realistic user scenarios. A low-power noise-reconfigurable preamplifier topology exploiting power optimization in both voltage and current domain is used, to achieve a Power Efficiency Factor (PEF) of 2.2 for the whole amplification chain. The 12bit SAR ADC is optimized for high resolution and power efficiency. The frontend system is designed in a 0.18μm CMOS process. Simulation results show that that each of the three amplification channels provides a total gain of 60dB a bandwidth of 200Hz, with an input equivalent noise of 0.38μVrms. The ADC provides 11.7bit ENOB and a FoM of 14fJ/step, while its sample speed can vary from 500Hz to 10kHz. The whole system consumes a power of 7.8μW when configured for the fECG application.

[1]  T. Lander,et al.  Neonatal and perinatal mortality: country, regional and global estimates. , 2006 .

[2]  John Choma,et al.  A continuous-time common-mode feedback circuit (CMFB) for high-impedance current mode application , 1998, 1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196).

[3]  Shuang Song,et al.  Influence of Electrode Placement on Signal Quality for Ambulatory Pregnancy Monitoring , 2014, Comput. Math. Methods Medicine.

[4]  N.S. Padhye,et al.  Response of fetal heart rate to uterine contractions , 2004, The 26th Annual International Conference of the IEEE Engineering in Medicine and Biology Society.

[5]  N. P. van der Meijs,et al.  A 26 $\mu$ W 8 bit 10 MS/s Asynchronous SAR ADC for Low Energy Radios , 2011, IEEE Journal of Solid-State Circuits.

[6]  Shuang Song,et al.  A low-power noise scalable instrumentation amplifier for fetal monitoring applications , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[7]  W.M.C. Sansen,et al.  A micropower low-noise monolithic instrumentation amplifier for medical purposes , 1987 .

[8]  Shuang Song,et al.  A Low-Voltage Chopper-Stabilized Amplifier for Fetal ECG Monitoring With a 1.41 Power Efficiency Factor , 2015, IEEE Transactions on Biomedical Circuits and Systems.

[9]  Eric A. M. Klumperink,et al.  A 10-bit Charge-Redistribution ADC Consuming 1.9 $\mu$W at 1 MS/s , 2010, IEEE Journal of Solid-State Circuits.

[10]  Anantha Chandrakasan,et al.  An 8-Channel Scalable EEG Acquisition SoC With Patient-Specific Seizure Classification and Recording Processor , 2013, IEEE Journal of Solid-State Circuits.