FPgen-A Deep-Knowledge Test-Generator for Floating Point Verification

This paper describes FPgen, a test-program generator for datapath verification of floating-point units in microprocessors. FPgen is a convenient and powerful platform for generating interesting data combinations for floating-point instruction operands. Its main purpose is to provide a means to fulfill floating-point test-plans which typically include a myriad of tasks that stem from both the architecture and the micro-architecture. FPgen focuses on the IEEE standard definitions and therefore supports architectures that comply with

[1]  Brian Marick Book Reviews: The Craft of Software Testing: Subsystem Testing Including Object-Based and Object-Oriented Testing, Brian Maxick , 1994, SOEN.

[2]  Joao Marques-Silva,et al.  GRASP-A new search algorithm for satisfiability , 1996, Proceedings of International Conference on Computer Aided Design.

[3]  David M. Russinoff A Mechanically Checked Proof of Correctness of the AMD K5 Floating Point Square Root Microcode , 1999, Formal Methods Syst. Des..

[4]  Yahia Lebbah,et al.  Solving Constraints over Floating-Point Numbers , 2001, CP.

[5]  Avi Ziv,et al.  Solving the generalized mask constraint for test generation of binary floating point add operation , 2003, Theor. Comput. Sci..

[6]  Avi Ziv,et al.  User defined coverage—a tool supported methodology for design verification , 1998, DAC.

[7]  C. Seger,et al.  Formally Verifying IEEE Compliance of Floating-Point Hardware , 2022 .

[8]  J. P. Marques,et al.  GRASP : A Search Algorithm for Propositional Satisfiability , 1999 .

[9]  Avi Ziv,et al.  Cost evaluation of coverage directed test generation for the IBM mainframe , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[10]  L. Fournier,et al.  Constraint satisfaction for test program generation , 1995, Proceedings International Phoenix Conference on Computers and Communications.

[11]  Aharon Aharon,et al.  Test Program Generation for Functional Verification of PowePC Processors in IBM , 1995, 32nd Design Automation Conference.

[12]  Carl-Johan H. Seger,et al.  Formal verification of iterative algorithms in microprocessors , 2000, Proceedings 37th Design Automation Conference.

[13]  Kenneth L. McMillan,et al.  Symbolic model checking , 1992 .

[14]  Allon Adir,et al.  Improving test quality through resource reallocation , 2001, Sixth IEEE International High-Level Design Validation and Test Workshop.

[15]  Edmund M. Clarke,et al.  Verifying the SRT Division Algorithm Using Theorem Proving Techniques , 1996, CAV.

[16]  Laurent Fournier,et al.  Functional verification methodology for microprocessors using the Genesys test-program generator. Application to the x86 microprocessors family , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[17]  Boris Beizer,et al.  Software Testing Techniques , 1983 .

[18]  Edmund M. Clarke,et al.  Verifying the SRT Division Algorithm Using Theorem Proving Techniques , 1996, Formal Methods Syst. Des..