A semidigital dual delay-locked loop

This paper describes a dual delay-locked loop architecture which achieves low jitter, unlimited (modulo 2/spl pi/) phase shift, and large operating range. The architecture employs a core loop to generate coarsely spaced clocks, which are then used by a peripheral loop to generate the main system clock through phase interpolation. The design of an experimental prototype in a 0.8-/spl mu/m CMOS technology is described. The prototype achieves an operating range of 80 kHz-400 MHz. At 250 MHz, its peak-to-peak jitter with quiescent supply is 68 ps, and its jitter supply sensitivity is 0.4 ps/mV.

[1]  M. Horowitz,et al.  Precise delay generation using coupled oscillators , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[2]  Thomas H. Lee,et al.  A 2.5 V CMOS delay-locked loop for 18 Mbit, 500 megabyte/s DRAM , 1994, IEEE J. Solid State Circuits.

[3]  J.G. Maneatis,et al.  Low-jitter and process independent DLL and PLL based on self biased techniques , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[4]  T. H. Lee.  A 2.5V CMOS delay-locked loop for an 18Mbit, 500MB/s DRAM , 1994 .

[5]  M. Horowitz,et al.  A semi-digital DLL with unlimited phase shift capability and 0.08-400 MHz operating range , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[6]  B. Razavi.  PLL Design for a 500 MB/s Interface , 1996 .

[7]  M. Horowitz,et al.  A Semi-Digital Delay Locked Loop with Unlimited Phase Shift Capability and 0 . 08-400 MHz , 1997 .

[8]  V. Gopinathan,et al.  Analog Versus Digital Control of a Clock Synchronizer for 3 gb/s Data with 3.ov Differential Ecl , 1994, Proceedings of 1994 IEEE Symposium on VLSI Circuits.

[9]  M. G. Johnson,et al.  A Variable Delay Line Phase Locked Loop For Cpu-coprocessor Synchronization , 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.