An 8 GHz First-Order Frequency Synthesizer for Low-Power On-Chip Clock Generation

This paper presents a low-power first-order frequency synthesizer architecture suitable for high-speed on-chip clock generation. The proposed design features an architecture combining an LC quadrature voltage-controlled oscillator (VCO), two sample-and-holds, a phase interpolator, digital coarse-tuning and rotational frequency detection for fine-tuning. Similar to multiplying delay-locked loops (MDLLs), this architecture limits jitter accumulation to one reference cycle, as jitter during one reference cycle does not contribute to the next reference cycles. Also, instead of using multiplexer switches commonly employed in MDLLs, the reference clock edge is injected by phase interpolation to support higher frequencies and lower jitter. Functionality of the frequency synthesizer is validated between 8-9.5 GHz, LC VCO's range of operation. First-order dynamic of the acquisition has been analyzed and demonstrated through measurement. The output clock at 8 GHz has an integrated rms jitter of 490 fs, peak-to-peak periodic jitter of 2.06 ps and total rms jitter of 680 fs. Different components of jitter have been analyzed and separate measurements have been done to support the analysis. The reference spurs are measured to be -64.3 dB below the carrier frequency. At 8 GHz the system consumes 2.49 mW from a 1 V supply.

[1]  Jaeha Kim,et al.  A 9.2 GHz Digital Phase-Locked Loop With Peaking-Free Transfer Function , 2014, IEEE J. Solid State Circuits.

[2]  David J. Allstot,et al.  A Calibrated Phase/Frequency Detector for Reference Spur Reduction in Charge-Pump PLLs , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  Kenichi Okada,et al.  A 0.022mm2 970µW dual-loop injection-locked PLL with −243dB FOM using synthesizable all-digital PVT calibration circuits , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[4]  Amr Elshazly,et al.  Clock Multiplication Techniques Using Digital Multiplying Delay-Locked Loops , 2013, IEEE Journal of Solid-State Circuits.

[5]  B.M. Helal,et al.  A low noise programmable clock multiplier based on a pulse injection-locked oscillator with a highly-digital tuning loop , 2009, 2008 IEEE Radio Frequency Integrated Circuits Symposium.

[6]  Tae-Ju Lee,et al.  A 155-MHz clock recovery delay- and phase-locked loop , 1992 .

[7]  David A. B. Miller,et al.  Receiver-less optical clock injection for clock distribution networks , 2003 .

[8]  Bram Nauta,et al.  A 2.2GHz sub-sampling PLL with 0.16psrms jitter and −125dBc/Hz in-band phase noise at 700µW loop-components power , 2010, 2010 Symposium on VLSI Circuits.

[9]  Jri Lee,et al.  Study of Subharmonically Injection-Locked PLLs , 2009, IEEE Journal of Solid-State Circuits.

[10]  Jin-Sheng Wang,et al.  A PVT tolerant 0.18MHz to 600MHz self-calibrated digital PLL in 90nm CMOS process , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[11]  Jaeha Kim,et al.  A 9.2-GHz digital phase-locked loop with peaking-free transfer function , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.

[12]  Behzad Razavi,et al.  Challenges in the design of frequency synthesizers for wireless applications , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[13]  Eric A. M. Klumperink,et al.  Spur Reduction Techniques for Phase-Locked Loops Exploiting A Sub-Sampling Phase Detector , 2010, IEEE Journal of Solid-State Circuits.

[14]  U. Langmann,et al.  A Si bipolar phase and frequency detector IC for clock extraction up to 8 Gb/s , 1992 .

[15]  Azita Emami-Neyestanak,et al.  An 8GHz first-order frequency synthesizer based on phase interpolation and quadrature frequency detection in 65nm CMOS , 2014, Proceedings of the IEEE 2014 Custom Integrated Circuits Conference.

[16]  B.M. Helal,et al.  A Highly Digital MDLL-Based Clock Multiplier That Leverages a Self-Scrambling Time-to-Digital Converter to Achieve Subpicosecond Jitter Performance , 2008, IEEE Journal of Solid-State Circuits.

[17]  Tsung-Hsien Lin,et al.  A Dynamic Phase Error Compensation Technique for Fast-Locking Phase-Locked Loops , 2010, IEEE Journal of Solid-State Circuits.

[18]  Wei-Zen Chen,et al.  A 7.1mW 10GHz all-digital frequency synthesizer with dynamically reconfigurable digital loop filter in 90nm CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[19]  W. Rhee,et al.  Design of high-performance CMOS charge pumps in phase-locked loops , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[20]  William J. Dally,et al.  Jitter transfer characteristics of delay-locked loops - theories and design techniques , 2003, IEEE J. Solid State Circuits.

[21]  Shen-Iuan Liu,et al.  A spur-reduction technique for a 5-GHz frequency synthesizer , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[22]  Hirotaka Tamura,et al.  A 1-to-6Gb/s phase-interpolator-based burst-mode CDR in 65nm CMOS , 2011, 2011 IEEE International Solid-State Circuits Conference.

[23]  Ian Galton,et al.  Spurious -Tone Suppression Techniques Applied to a Wide-Bandwidth 2.4GHz Fractional-N PLL , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[24]  Pavan Kumar Hanumolu,et al.  Analysis of PLL clock jitter in high-speed serial links , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[25]  Aydin Babakhani,et al.  An integral path self-calibration scheme for a 20.1–26.7GHz dual-loop PLL in 32nm SOI CMOS , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[26]  M. Horowitz,et al.  Adaptive bandwidth DLLs and PLLs using regulated supply CMOS buffers , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).

[27]  B. Razavi.  A study of injection locking and pulling in oscillators , 2004, IEEE Journal of Solid-State Circuits.

[28]  Beomsup Kim,et al.  PLL/DLL system noise analysis for low jitter clock synthesizer design , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[29]  John Crossley,et al.  An energy-efficient ring-oscillator digital PLL , 2010, IEEE Custom Integrated Circuits Conference 2010.

[30]  Shen-Iuan Liu,et al.  A Digital Calibration Technique for Charge Pumps in Phase-Locked Systems , 2008, IEEE Journal of Solid-State Circuits.

[31]  B. Helal,et al.  A Low Jitter Programmable Clock Multiplier Based on a Pulse Injection-Locked Oscillator With a Highly-Digital Tuning Loop , 2008, IEEE Journal of Solid-State Circuits.

[32]  Masum Hossain,et al.  A 6.4/3.2/1.6 Gb/s low power interface with all digital clock multiplier for on-the-fly rate switching , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.

[33]  William J. Dally,et al.  A low-power multiplying DLL for low-jitter multigigahertz clock generation in highly integrated digital chips , 2002, IEEE J. Solid State Circuits.

[34]  K.J. Wang,et al.  Spurious Tone Suppression Techniques Applied to a Wide-Bandwidth 2.4 GHz Fractional-N PLL , 2008, IEEE Journal of Solid-State Circuits.

[35]  Ron Ho,et al.  A 4.6GHz MDLL with −46dBc reference spur and aperture position tuning , 2011, 2011 IEEE International Solid-State Circuits Conference.

[36]  G. Chien,et al.  A 900-MHz local oscillator using a DLL-based frequency multiplier technique for PCS applications , 2000, IEEE Journal of Solid-State Circuits.

[37]  Amr Elshazly,et al.  A 1.5GHz 1.35mW −112dBc/Hz in-band noise digital phase-locked loop with 50fs/mV supply-noise sensitivity , 2012, 2012 Symposium on VLSI Circuits (VLSIC).