Transparent testing for intra-word memory faults
暂无分享,去创建一个
[1] Ad J. van de Goor,et al. A Systematic Method for Modifying March Tests for Bit-Oriented Memories into Tests for Word-Oriented Memories , 2003, IEEE Trans. Computers.
[2] Hans-Joachim Wunderlich,et al. Symmetric transparent BIST for RAMs , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).
[3] Ad J. van de Goor,et al. Using March Tests to Test SRAMs , 1993, IEEE Des. Test Comput..
[4] Hans-Joachim Wunderlich,et al. Transparent Word-Oriented Memory BIST Based on Symmetric March Algorithms , 1999, EDCC.
[5] Frans P. M. Beenker,et al. A realistic fault model and test algorithms for static random access memories , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[6] Said Hamdioui,et al. New data-background sequences and their industrial evaluation for word-oriented random-access memories , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[7] Michael Nicolaidis,et al. Theory of Transparent BIST for RAMs , 1996, IEEE Trans. Computers.
[8] Ioannis Voyiatzis,et al. An Accumulator-Based Compaction Scheme For Online BIST of RAMs , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[9] Ioannis Voyiatzis. An ALU-Based BIST Scheme for Word-Organized RAMs , 2008, IEEE Transactions on Computers.