Address and data scrambling: causes and impact on memory tests

The way address sequences and data patterns appear on the outside of a memory may differ from their internal appearance; this effect is referred to as scrambling, which has a large impact on the effectiveness of the used tests. This paper presents an analysis of address and data scrambling for memory chips, at the layout and at the electrical level. A method is presented to determine the data backgrounds to be used for the different memory tests. It will be shown that the required data backgrounds are fault model, and hence, also test specific. Industrial results will show the influence of the used data backgrounds on the fault coverage of the tests.

[1]  Nik Kirschner.  An Interactive Descrambler Program for RAMs with Redundancy , 1982, ITC.

[2]  Frans P. M. Beenker,et al.  Fault modeling and test algorithm development for static random access memories , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[3]  Nany Hasan,et al.  Minimum fault coverage in reconfigurable arrays , 1988, [1988] The Eighteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.

[4]  S. Hamdioui,et al.  Converting March tests for bit-oriented memories into tests for word-oriented memories , 1998, Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. No.98TB100236).

[5]  A. J. van de Goor,et al.  Testing Semiconductor Memories: Theory and Practice , 1998 .

[6]  Ad J. van de Goor,et al.  March tests for word-oriented memories , 1998, Proceedings Design, Automation and Test in Europe.

[7]  Ad J. van de Goor,et al.  Industrial evaluation of stress combinations for march tests applied to SRAMs , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[8]  Keiichi Higeta,et al.  Built-in self-test for GHz embedded SRAMs using flexible pattern generator and new repair algorithm , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[9]  Industrial evaluation of DRAM tests , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[10]  Ad J. van de Goor,et al.  Industrial evaluation of DRAM tests , 1999, DATE '99.

[11]  Zaid Al-Ars,et al.  Functional memory faults: a formal notation and a taxonomy , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[12]  Ad J. van de Goor,et al.  Industrial evaluation of DRAM SIMM tests , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[13]  Said Hamdioui,et al.  March tests for realistic faults in two-port memories , 2000, Records of the IEEE International Workshop on Memory Technology, Design and Testing.

[14]  Ad J. van de Goor,et al.  Tests for resistive and capacitive defects in address decoders , 2001, Proceedings 10th Asian Test Symposium.

[15]  Georgi Gaydadjiev,et al.  March LA: A Test for All Linked Memory Faults , 2001 .