On thermal effects in deep sub-micron VLSI interconnects
暂无分享,去创建一个
[1] Kaustav Banerjee,et al. Quantitative projections of reliability and performance for low-k/Cu interconnect systems , 2000, 2000 IEEE International Reliability Physics Symposium Proceedings. 38th Annual (Cat. No.00CH37059).
[2] R.H. Dennard,et al. Design Of Ion-implanted MOSFET's with Very Small Physical Dimensions , 1974, Proceedings of the IEEE.
[3] Chenming Hu,et al. Characterization of self-heating in advanced VLSI interconnect lines based on thermal finite element simulation , 1998 .
[4] John MacDonald,et al. A practical repeater insertion method in high speed VLSI circuits , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).
[5] Robert K. Brayton,et al. Planning for performance , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).
[6] Frank Cano,et al. A practical approach to static signal electromigration analysis , 1998, DAC.
[7] Chenming Hu,et al. High-current failure model for VLSI interconnects under short-pulse stress conditions , 1997, IEEE Electron Device Letters.
[8] W. Hunter. Self-consistent solutions for allowed interconnect current density. II. Application to design guidelines , 1997 .
[9] W. Hunter. Self-consistent solutions for allowed interconnect current density. I. Implications for technology evolution , 1997 .
[10] S.H. Voldman. ESD robustness and scaling implications of aluminum and copper interconnects in advanced semiconductor technology , 1997, Proceedings Electrical Overstress/Electrostatic Discharge Symposium.
[11] A. Amerasekera,et al. The effect of interconnect scaling and low-k dielectric on the thermal characteristics of the IC metal , 1996, International Electron Devices Meeting. Technical Digest.
[12] R. Whittier. Push/Pull: PC technology/end user demand , 1996, 1996 Symposium on VLSI Technology. Digest of Technical Papers.
[13] T. Makimoto. Market and technology trends in the nomadic age , 1996, 1996 Symposium on VLSI Technology. Digest of Technical Papers.
[14] Charvaka Duvvury,et al. State-of-the-art issues for technology and circuit design of ESD protection in CMOS ICs , 1996 .
[15] C. Hu,et al. Characterization of VLSI circuit interconnect heating and failure under ESD conditions , 1996, Proceedings of International Reliability Physics Symposium.
[16] R. Ehman,et al. Additional Reference , 1995, Science.
[17] C. Duvvury,et al. The impact of technology scaling on ESD robustness and protection circuit design , 1995 .
[18] Charvaka Duvvury,et al. Trends for deep submicron VLSI and their implications for reliability , 1995, Proceedings of 1995 IEEE International Reliability Physics Symposium.
[19] Kimiaki Shimokawa,et al. Reduction of wiring capacitance with new low dielectric SiOF interlayer film for high speed/low power sub-half micron CMOS , 1994, Proceedings of 1994 VLSI Technology Symposium.
[20] C. R. Barrett. Microprocessor Evolution And Technology Impact , 1993, Symposium 1993 on VLSI Technology.
[21] Chenming Hu,et al. Projecting interconnect electromigration lifetime for arbitrary current waveforms , 1990 .
[22] H. Schafft. Thermal analysis of electromigration test structures , 1987, IEEE Transactions on Electron Devices.
[23] A. Bilotti. Static temperature distribution in IC chips with isothermal heat sources , 1974 .
[24] J. Black. Electromigration failure modes in aluminum metallization for semiconductor devices , 1969 .
[25] J. Black,et al. Electromigration—A brief survey and some recent results , 1969 .