Delay-insensitive, point-to-point interconnect using m-of-n codes

m-of-n codes can be used for carrying data over selftimed on-chip interconnect links. Such codes can be chosen to have low redundancy, but the costs of encoding/decoding data is high. The key to enabling the cost-effective use of m-of-n codes is to find a suitable mapping of the binary data to the code. This paper presents a new method for selecting suitable mappings through the decomposition of the complex m-of-n code into an incomplete m-of-n code constructed from groups of smaller, simpler m-of-n and 1-of-n codes. The circuits used both for completion detection and for encoding/decoding such incomplete codes show reduced logic size and delay compared to their full m-of-n counterparts. The improvements mean that the incomplete m-of-n codes become attractive for use in on-chip interconnects and network-on-chip designs.

[1]  Tom Verhoeff,et al.  Delay-insensitive codes — an overview , 1988, Distributed Computing.

[2]  Montek Singh,et al.  A Power-Efficient Duplex Communication System , 2000 .

[3]  Stanislaw J. Piestrak.  Membership test logic for delay-insensitive codes , 1998, Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[4]  Jens Sparsø,et al.  Delay-insensitive multi-ring structures , 1993, Integr..

[5]  van Wmcj Ineke Overveld.  On arithmetic operations with M-out-of-N-codes , 1985 .

[6]  R. Schaller,et al.  Technological innovation in the semiconductor industry: A case study of the International Technology Roadmap for Semiconductors (ITRS) , 2001, PICMET '01. Portland International Conference on Management of Engineering and Technology. Proceedings Vol.1: Book of Summaries (IEEE Cat. No.01CH37199).

[7]  William John Bainbridge,et al.  Delay insensitive system-on-chip interconnect using 1-of-4 data encoding , 2001, Proceedings Seventh International Symposium on Asynchronous Circuits and Systems. ASYNC 2001.

[8]  Alain J. Martin.  The limitations to delay-insensitivity in asynchronous circuits , 1990 .

[9]  Gerald E. Sobelman,et al.  CMOS circuit design of threshold gates with hysteresis , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[10]  Scott A. Brandt,et al.  NULL Convention Logic , 1997 .

[11]  Nitin H. Vaidya,et al.  Limitations of VLSI implementation of delay-insensitive codes , 1996, Proceedings of Annual Symposium on Fault Tolerant Computing.

[12]  Stephen B. Furber,et al.  Chain: A Delay-Insensitive Chip Area Interconnect , 2002, IEEE Micro.