Impact of body bias on delay fault testing of nanoscale CMOS circuits

A body biasing technique has recently been proposed for microprocessors in sub-100 nm technology generations. It is shown that forward body bias (FBB) reduces the leakage power and suppresses the effect of process variation while reducing the complexity of dual V/sub th/ technology. We study the effect of body bias on the delay fault testing of CMOS circuits. We analyze the impact of both fixed and adaptive body biasing techniques on test cost and the quality of test. Statistical analysis on several benchmark circuits shows that the adaptive body biasing design have the most effective impact on delay fault by maintaining the test cost at its minimum under process variation while ensuring the test quality at its highest level.

[1]  J. Tschanz,et al.  Effectiveness of adaptive supply voltage and body bias for reducing impact of parameter variations in low power and high performance microprocessors , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[2]  Kaushik Roy,et al.  A forward body-biased low-leakage SRAM cache: device and architecture considerations , 2003, ISLPED '03.

[3]  A. Alvandpour,et al.  A process variation compensating technique for sub-90 nm dynamic circuits , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[4]  Sudhakar M. Reddy,et al.  Long and short covering edges in combination logic circuits , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  S. Narendra,et al.  Forward body bias for microprocessors in 130nm technology generation and beyond , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[6]  Kaushik Roy,et al.  Testing cross-talk induced delay faults in static CMOS circuit through dynamic timing analysis , 2002, Proceedings. International Test Conference.

[7]  Kwang-Ting Cheng,et al.  Performance sensitivity analysis using statistical method and its applications to delay , 2000, ASP-DAC '00.

[8]  Vivek De,et al.  Intrinsic MOSFET parameter fluctuations due to random dopant placement , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[9]  D. Frank,et al.  25 nm CMOS design considerations , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[10]  Andrzej J. Strojwas,et al.  Test vector generation for parametric path delay faults , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[11]  Kaushik Roy,et al.  Optimal body bias selection for leakage improvement and process compensation over different technology generations , 2003, ISLPED '03.

[12]  Sudhakar M. Reddy,et al.  On path selection in combinational logic circuits , 1988, DAC '88.

[13]  Ronald L. Rivest,et al.  Introduction to Algorithms , 1990 .

[14]  Takayasu Sakurai,et al.  A simple MOSFET model for circuit analysis , 1991 .

[15]  Kwang-Ting Cheng,et al.  Experience in critical path selection for deep sub-micron delay test and timing validation , 2003, ASP-DAC '03.

[16]  Rajendran Panda,et al.  Statistical delay computation considering spatial correlations , 2003, ASP-DAC '03.

[17]  David Blaauw,et al.  Statistical timing analysis using bounds [IC verification] , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.