A BIST architecture for multiple DACs in an LTPS TFT-LCD source driver IC

The proposed built-in self-test(BIST) architecture aims at multiple digital-to-analog converters (DACs) in a low temperature poly-silicon(LTPS) based thin-film transistor liquid crystal display(TFT-LCD) source driver IC. DACs play an important role in display driver ICs(DDIs), so the proposed BIST is indispensable for DDIs' testing. The proposed BIST can compute differential non-linearity(DNL), integral non-linearity(INL) and timing errors using some basic modules. The proposed architecture benefits the hardware overhead and the test application time without the loss of test quality. The validity and the effectiveness of the proposed method are verified through HSPICE simulations with an LTPS process.

[1]  Yun-Che Wen,et al.  BIST structure for DAC testing , 1998 .

[2]  Jenq Kuen Lee,et al.  Software cache support and API design for embedded DSP processor , 2009, 2009 International SoC Design Conference (ISOCC).

[3]  Florence Azaïs,et al.  A novel DFT technique for testing complete sets of ADCs and DACs in complex SiPs , 2006, IEEE Design & Test of Computers.

[4]  Soon-Jyh Chang,et al.  BIST scheme for DAC testing , 2002 .

[5]  Hamid Noori,et al.  ALU-array based reconfigurable accelerator for energy efficient executions , 2009, 2009 International SoC Design Conference (ISOCC).

[6]  Mohamad Sawan,et al.  On chip testing data converters using static parameters , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[7]  Degang Chen,et al.  On-chip at-speed linearity testing of high-resolution high-speed DACs using DDEM ADCs with dithering , 2008, 2008 IEEE International Conference on Electro/Information Technology.

[8]  Yoshiharu Nakajima,et al.  Ultra‐low‐power LTPS TFT‐LCD technology using a multi‐bit pixel memory circuit , 2006 .

[9]  Kwang-Ting Cheng,et al.  A BIST scheme for on-chip ADC and DAC testing , 2000, DATE '00.