EFFEX: An embedded processor for computer vision based feature extraction

The deployment of computer vision algorithms in mobile applications is growing at a rapid pace. A primary component of the computer vision software pipeline is feature extraction, which identifies and encodes relevant image features. We present an embedded heterogeneous multicore design named EFFEX that incorporates novel functional units and memory architecture support, making it capable of increasing mobile vision performance while balancing power and area. We demonstrate this architecture running three common feature extraction algorithms, and show that it is capable of providing significant speedups at low cost. Our simulations show a speedup of as much as 14× for feature extraction with a decrease in energy of 40× for memory accesses.

[1]  Anoop Gupta,et al.  Parallel computer architecture - a hardware / software approach , 1998 .

[2]  J. Skribanowitz,et al.  VLSI implementation of an application-specific vision chip for overtake monitoring, real time eye tracking, and automated visual inspection , 1999, Proceedings of the Seventh International Conference on Microelectronics for Neural, Fuzzy and Bio-Inspired Systems.

[3]  Margaret Martonosi,et al.  Wattch: a framework for architectural-level power analysis and optimizations , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).

[4]  Paul A. Viola,et al.  Robust Real-time Object Detection , 2001 .

[5]  G LoweDavid,et al.  Distinctive Image Features from Scale-Invariant Keypoints , 2004 .

[6]  Paul A. Viola,et al.  Robust Real-Time Face Detection , 2001, International Journal of Computer Vision.

[7]  Tom Drummond,et al.  Fusing points and lines for high performance tracking , 2005, Tenth IEEE International Conference on Computer Vision (ICCV'05) Volume 1.

[8]  Bill Triggs,et al.  Histograms of oriented gradients for human detection , 2005, 2005 IEEE Computer Society Conference on Computer Vision and Pattern Recognition (CVPR'05).

[9]  Martin Hopkins,et al.  Synergistic Processing in Cell's Multicore Architecture , 2006, IEEE Micro.

[10]  Tom Drummond,et al.  Machine Learning for High-Speed Corner Detection , 2006, ECCV.

[11]  Anjul Patney,et al.  Texture Filter Memory — a power-efficient and scalable texture memory architecture for mobile graphics processors , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[12]  Ketaki Adi,et al.  A Reconfigurable SIMD-MIMD Processor Architecture for Embedded Vision Processing Applications , 2009 .

[13]  Hiroyuki Ochi,et al.  Hardware Architecture for HOG Feature Extraction , 2009, 2009 Fifth International Conference on Intelligent Information Hiding and Multimedia Signal Processing.

[14]  José Hernández Palancar,et al.  A Hardware Architecture for SIFT Candidate Keypoints Detection , 2009, CIARP.

[15]  Takeshi Ikenaga,et al.  An FPGA-Based Real-Time Hardware Accelerator for Orientation Calculation Part in SIFT , 2009, 2009 Fifth International Conference on Intelligent Information Hiding and Multimedia Signal Processing.

[16]  Sriram R. Vangal,et al.  A 90mW/GFlop 3.4GHz Reconfigurable Fused/Continuous Multiply-Accumulator for Floating-Point and Integer Operands in 65nm , 2010, 2010 23rd International Conference on VLSI Design.

[17]  George Kurian,et al.  Graphite: A distributed parallel simulator for multicores , 2010, HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture.

[18]  Matthijs C. Dorst.  Distinctive Image Features from Scale-Invariant Keypoints , 2011 .