Architectural Synthesis of Digital Signal Processing Algorithms Using “IRIS”

In this paper, we present the IRIS architectural synthesis system for high-performance digital signal processing. This tool allows non-specialists to automatically derive VLSI circuit architectures from high-level, algorithmic representations, and provides a quick route to silicon implementation. By incorporating a novel synthesis methodology, called the Modular Design Procedure, within the IRIS system, parameterised models of complex and innovative DSP hardware can be derived and automatically assembled to create new DSP systems. The nature of this synthesis methodology is such that designers can explore a large range of architectural alternatives, whilst considering all the architectural implications of using specific hardware to realise the circuit. The applicability of IRIS is demonstrated using the design examples of a second order Infinite Impulse Response filter and a one-dimensional Discrete Cosine Transform circuit.

[1]  S. Kung,et al.  VLSI Array processors , 1985, IEEE ASSP Magazine.

[2]  Keshab K. Parhi,et al.  High-level DSP synthesis using concurrent transformations, scheduling, and allocation , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  John V. McCanny.  On the use of most significant bit first arithmetic on the design of high performance DSP chips , 1991, Proceedings of the International Conference on Application Specific Array Processors.

[4]  Robert W. Brodersen.  Anatomy of a Silicon Compiler , 1992 .

[5]  R.F. Woods,et al.  Novel VLSI implementation of (8×8) point 2-D DCT , 1994 .

[6]  Donald G. Baltus,et al.  Efficient exploration of nonuniform space-time transformations for optimal systolic array synthesis , 1993, Proceedings of International Conference on Application Specific Array Processors (ASAP '93).

[7]  Keshab K. Parhi,et al.  Pipeline interleaving and parallelism in recursive digital filters. II. Pipelined incremental block filtering , 1989, IEEE Trans. Acoust. Speech Signal Process..

[8]  Keshab K. Parhi,et al.  Pipeline interleaving and parallelism in recursive digital filters. I. Pipelining using scattered look-ahead and decomposition , 1989, IEEE Trans. Acoust. Speech Signal Process..

[9]  Hugo De Man,et al.  Architecture-driven synthesis techniques for VLSI implementation of DSP algorithms , 1990, Proc. IEEE.

[10]  Charles E. Leiserson,et al.  Optimizing Synchronous Circuitry by Retiming (Preliminary Version) , 1983 .

[11]  Mary Sheeran,et al.  Computer-based tools for regular array design , 1990 .

[12]  Markku Renfors,et al.  The maximum sampling rate of digital filters under hardware speed constraints , 1981 .

[13]  G. G. Stokes.  "J." , 1890, The New Yale Book of Quotations.

[14]  A. van der Wed.  PHIDEO: A Silicon Compiler for High Speed Algorithms , 1991 .

[15]  Donald G. Baltus.  Efficient exploration of affine space-time transformations for optimal systolic array synthesis , 1994 .