Reducing power with activity trigger analysis

In this paper we propose and implement a methodology for power reduction in digital circuits, closing the gap between conceptual (by designer) and local (by EDA) clock gating. We introduce a new class of coarse grained local clock gating conditions and develop a method for detecting such conditions and formally proving their correctness. The detection of these conditions relies on architecture characterization and statistical analysis of simulation, all done at the RTL. Formal verification is performed on an abstract circuit model. We demonstrate a significant power reduction from 33 to 40% of total power on a clusterized circuit design for video processing.

[1]  Luca Benini,et al.  A scalable ODC-based algorithm for RTL insertion of gated clocks , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[2]  Luca Benini,et al.  Symbolic synthesis of clock-gating logic for power optimization of synchronous controllers , 1999, TODE.

[3]  Aaron P. Hurst.  Automatic synthesis of clock gating logic with controlled netlist perturbation , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[4]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[5]  William G. Griswold,et al.  Dynamically discovering likely program invariants to support program evolution , 1999, Proceedings of the 1999 International Conference on Software Engineering (IEEE Cat. No.99CB37002).

[6]  Amir Pnueli,et al.  The Glory of the Past , 1985, Logic of Programs.

[7]  Moshe Y. Vardi,et al.  Interactive presentation: PowerQuest: trace driven data mining for power optimization , 2007 .

[8]  Armin Biere,et al.  Symbolic Model Checking without BDDs , 1999, TACAS.

[9]  Sridhar Narayanan,et al.  IODINE: a tool to automatically infer dynamic invariants for hardware designs , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[10]  Robert K. Brayton,et al.  Efficient implementation of property directed reachability , 2011, 2011 Formal Methods in Computer-Aided Design (FMCAD).

[11]  Luca Benini,et al.  Dynamic power management - design techniques and CAD tools , 1997 .

[12]  Michael S. Hsiao,et al.  Novel SAT-based invariant-directed low-power synthesis , 2015, Sixteenth International Symposium on Quality Electronic Design.

[13]  Gila Kamhi,et al.  A new paradigm for synthesis and propagation of clock gating conditions , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[14]  Sharad Malik,et al.  Guarded evaluation: pushing power management to logic synthesis/design , 1995, ISLPED '95.

[15]  Robert K. Brayton,et al.  ABC: An Academic Industrial-Strength Verification Tool , 2010, CAV.

[16]  Cindy Eisner,et al.  Resurrecting infeasible clock-gating functions , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[17]  Pradip Bose,et al.  Stretching the limits of clock-gating efficiency in server-class processors , 2005, 11th International Symposium on High-Performance Computer Architecture.

[18]  Robert K. Brayton,et al.  On Resolution Proofs for Combinational Equivalence , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[19]  Oleg Rokhlenko,et al.  SAT-based synthesis of clock gating functions using 3-valued abstraction , 2009, 2009 Formal Methods in Computer-Aided Design.

[20]  Moshe Y. Vardi,et al.  Intelligate: Scalable Dynamic Invariant Learning for Power Reduction , 2009, PATMOS.

[21]  Aaron R. Bradley,et al.  SAT-Based Model Checking without Unrolling , 2011, VMCAI.

[22]  Jason Cong,et al.  Behavior-level observability don't-cares and application to low-power behavioral synthesis , 2009, ISLPED.

[23]  Zohar Manna,et al.  Temporal verification of reactive systems - safety , 1995 .