High-speed circuit technology for 10-Gb/s optical burst-mode transmission
暂无分享,去创建一个
Masafumi Nogawa | Hiroaki Katsurai | Kazuyoshi Nishimura | Hideki Kamitsuna | Susumu Nishihara | Takeshi Kurosaki | Yusuke Ohtomo | Tsuyoshi Ito | K. Nishimura | A. Okada | Y. Ohtomo | H. Kamitsuna | T. Kurosaki | S. Nishihara | M. Nogawa | Akira Okada | Makoto Nakamura | H. Katsurai | Makoto Nakamura | Tsuyoshi Ito | Hiroaki Katsurai
[1] Naoki Suzuki,et al. 10.3Gb/s burst-mode 3R receiver incorporating full AGC optical receiver and 82.5GS/s sampling CDR for 10G-EPON systems , 2009, 2009 35th European Conference on Optical Communication.
[2] Jun Terada,et al. A 10-Gb/s burst-mode limiting amplifier using a two-stage active feedback circuit , 2009, 2009 Symposium on VLSI Circuits.
[3] Jun Terada,et al. Jitter-reduction and pulse-width-distortion compensation circuits for a 10Gb/s burst-mode CDR circuit , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[4] A. Takahashi,et al. Demonstration of 10.3-Gbit/s burst-mode CDR employing 0.13 um SiGe BiCMOS quad-rate sampling IC and data-phase decision-algorithm for 10Gbps-based PON systems , 2008, 2008 34th European Conference on Optical Communication.
[5] N. Yoshimoto,et al. A 10G Burst-Mode PIN-TIA Module with 10-nsec Response for PON Systems , 2007, LEOS 2007 - IEEE Lasers and Electro-Optics Society Annual Meeting Conference Proceedings.
[6] T. Kawamura,et al. A 10Gb/s burst-mode adaptive gain select limiting amplifier in 0.13/spl mu/m CMOS , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.
[7] K. Gomyo,et al. A 1.25-Gb/s CMOS burst-mode optical transceiver for ethernet PON system , 2005, IEEE Journal of Solid-State Circuits.
[8] S. Kimura,et al. A 10-Gbit/s Burst-Mode 3R Receiver Unit with a New Equalizing Amplifier , 2004 .
[9] S. Kimura,et al. A 10-Gbit/s Burst-Mode 3R Receiver Unit with a New Equalizing Amplifier for High-Speed Optical Packet Communications , 2003 .